Sub-100nm gate length metal gate NMOS transistors fabricated by a replacement gate process

被引：64

作者：

Chatterjee, A ^{[1
]}

Chapman, RA ^{[1
]}

Dixit, G ^{[1
]}

Kuehne, J ^{[1
]}

Hattangady, S ^{[1
]}

Yang, H ^{[1
]}

Brown, GA ^{[1
]}

Aggarwal, R ^{[1
]}

Erdogan, U ^{[1
]}

He, Q ^{[1
]}

Hanratty, M ^{[1
]}

Rogers, D ^{[1
]}

Murtaza, S ^{[1
]}

Fang, SJ ^{[1
]}

Kraft, R ^{[1
]}

Rotondaro, ALP ^{[1
]}

Hu, JC ^{[1
]}

Terry, M ^{[1
]}

Lee, W ^{[1
]}

Fernando, C ^{[1
]}

Konecni, A ^{[1
]}

Wells, G ^{[1
]}

Frystak, D ^{[1
]}

Bowen, C ^{[1
]}

Rodder, M ^{[1
]}

Chen, IC ^{[1
]}

机构：

[1] Texas Instruments Inc, Ctr Semicond Proc & Design, Dallas, TX 75265 USA

来源：

INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST | 1997年

关键词：

D O I：

10.1109/IEDM.1997.650507

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel replacement gate design with 1.5-3 nm oxide or remote plasma nitrided oxide gate insulators for sub-100nm Al/TiN or W/TiN metal gate nMOSFETs is demonstrated. The source/drain regions are self-aligned to a poly gate which is later replaced by the metal gate. This allows the temperatures after metal gate definition to be limited to 450 degrees C. Compared to pure SiO2, the nitrided oxides provide increased capacitance with less penalty in increased gate current. A saturation transconductance (g(m)) of 1000 mS/mm is obtained for L-gale=70 nm and t(OX)=1.5 nm. Peak cutoff frequency (f(T)) of 120 GHz and a low minimum noise figure (NFmin) of 0.5 dB with associated gain of 19 dB are obtained for t(OX)=2 nm and L-gate=80 nm.

引用

页码：821 / 824

页数：4

共 50 条

[31] ETSOI CMOS for system-on-chip applications featuring 22nm gate length, sub-100nm gate pitch, and 0.08μm2 SRAM cell
IBM, Albany Nanotech, Albany, NY 12203, United States
不详
不详
不详
不详
不详
不详
IEEE Symp VLSI Circuits Dig Tech Pap, 2011, (128-129):
[32] CMOS Metal Replacement Gate Transistors using tantalum pentoxide gate insulator
Chatterjee, A
Chapman, RA
Joyner, K
Otobe, M
Hattangady, S
Bevan, M
Brown, GA
Yang, H
He, Q
Rogers, D
Fang, SJ
Kraft, R
Rotondaro, ALP
Terry, M
Brennan, K
Aur, SW
Hu, JC
Tsai, HL
Jones, P
Wilk, G
Aoki, M
Rodder, M
Chen, IC
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 777 - 780
[33] Compensation for the Nonlinearity of the Drain–Gate I–V Characteristic in Field-Effect Transistors with a Gate Length of ~100 nm
E. A. Tarasova
S. V. Obolensky
S. V. Khazanova
N. N. Grigoryeva
O. L. Golikov
A. B. Ivanov
A. S. Puzanov
Semiconductors, 2020, 54 : 1155 - 1160
[34] Modeling the gate Tunneling current effects of sub100nm NMOS devices with an ultra-thin (1nm) gate oxide
Kuo, James B.
2007 International Workshop on Electron Devices and Semiconductor Technology, 2007, : 37 - 40
[35] Scaling Down of the 32 nm to 22 nm Gate Length NMOS Transistor
Maheran, Afifah A. H.
Menon, P. S.
Ahmad, I.
Elgomati, H. A.
Majlis, B. Y.
Salehuddin, F.
2012 10TH IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2012, : 173 - 176
[36] Sub-100nm gate technologies for Si/SiGe-buried-channel RF devices
Zeuner, M
Hackbarth, T
Enciso-Aguilar, M
Aniel, F
von Känel, H
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B): : 2363 - 2366
[37] The impact of high-κ gate dielectrics and metal gate electrodes on sub-100 nm MOSFET's
Cheng, BH
Cao, M
Rao, R
Inani, A
Voorde, PV
Greene, WM
Stork, JMC
Yu, ZP
Zeitzoff, PM
Woo, JCS
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) : 1537 - 1544
[38] Simulation of the sub-threshold behavior of resistive gate NMOS transistors
1600,
[39] 105 nm Gate length pMOSFETs with high-K and metal gate fabricated in a Si process line on 200 mm GeOI wafers
Le Royer, C.
Clavelier, L.
Tabone, C.
Romanjek, K.
Deguet, C.
Sanchez, L.
Hartmann, J. -M.
Roure, M. -C.
Grampeix, H.
Soliveres, S.
Le Carval, G.
Truche, R.
Pouydebasque, A.
Vinet, M.
Deleonibus, S.
SOLID-STATE ELECTRONICS, 2008, 52 (09) : 1285 - 1290
[40] Characteristics of different structure sub-100nm MOSFETs with high-k gate dielectrics
Liu, XY
Lou, SZ
Xia, ZL
Guo, DC
Zhu, HW
Kang, JF
Han, RQ
SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 333 - 336

← 1 2 3 4 5 →