Sub-100nm gate length metal gate NMOS transistors fabricated by a replacement gate process

被引：64

作者：

Chatterjee, A ^{[1
]}

Chapman, RA ^{[1
]}

Dixit, G ^{[1
]}

Kuehne, J ^{[1
]}

Hattangady, S ^{[1
]}

Yang, H ^{[1
]}

Brown, GA ^{[1
]}

Aggarwal, R ^{[1
]}

Erdogan, U ^{[1
]}

He, Q ^{[1
]}

Hanratty, M ^{[1
]}

Rogers, D ^{[1
]}

Murtaza, S ^{[1
]}

Fang, SJ ^{[1
]}

Kraft, R ^{[1
]}

Rotondaro, ALP ^{[1
]}

Hu, JC ^{[1
]}

Terry, M ^{[1
]}

Lee, W ^{[1
]}

Fernando, C ^{[1
]}

Konecni, A ^{[1
]}

Wells, G ^{[1
]}

Frystak, D ^{[1
]}

Bowen, C ^{[1
]}

Rodder, M ^{[1
]}

Chen, IC ^{[1
]}

机构：

[1] Texas Instruments Inc, Ctr Semicond Proc & Design, Dallas, TX 75265 USA

来源：

INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST | 1997年

关键词：

D O I：

10.1109/IEDM.1997.650507

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel replacement gate design with 1.5-3 nm oxide or remote plasma nitrided oxide gate insulators for sub-100nm Al/TiN or W/TiN metal gate nMOSFETs is demonstrated. The source/drain regions are self-aligned to a poly gate which is later replaced by the metal gate. This allows the temperatures after metal gate definition to be limited to 450 degrees C. Compared to pure SiO2, the nitrided oxides provide increased capacitance with less penalty in increased gate current. A saturation transconductance (g(m)) of 1000 mS/mm is obtained for L-gale=70 nm and t(OX)=1.5 nm. Peak cutoff frequency (f(T)) of 120 GHz and a low minimum noise figure (NFmin) of 0.5 dB with associated gain of 19 dB are obtained for t(OX)=2 nm and L-gate=80 nm.

引用

页码：821 / 824

页数：4

共 50 条

[21] Deep sub-100nm CMOS with ultra low gate sheet resistance by NiSi
Xiang, Q
Woo, C
Paton, E
Foster, J
Yu, B
Lin, MR
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 76 - 77
[22] Bonded planar double-metal-gate NMOS transistors down to 10 nm
Vinet, M
Poiroux, T
Widiez, J
Lolivier, J
Previtali, B
Vizioz, C
Guillaumot, B
Le Tiec, Y
Besson, P
Biasse, B
Allain, E
Cassé, A
Lafond, D
Hartmann, JM
Morand, Y
Chiaroni, J
Deleonibus, S
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (05) : 317 - 319
[23] A scalable stepped gate sensing scheme for sub-100nm multilevel flash memory
Bauer, M
Tedrow, K
2005 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2005, : 23 - 26
[24] Design and realization of sub 100nm gate length HEMTs
Parenty, T
Bollaert, S
Mateos, J
Wallart, X
Cappy, A
2001 INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS, CONFERENCE PROCEEDINGS, 2001, : 626 - 629
[25] Anomalous Width Dependence of Gate Current in High-K Metal Gate nMOS Transistors
Duhan, Pardeep
Ganeriwala, Mohit D.
Rao, V. Ramgopal
Mohapatra, Nihar R.
IEEE ELECTRON DEVICE LETTERS, 2015, 36 (08) : 739 - 741
[26] Effects of Small Geometries on the Performance of Gate First High-κ Metal Gate NMOS Transistors
Walke, Amey M.
Mohapatra, Nihar R.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (10) : 2582 - 2588
[27] Gate-enclosed NMOS transistors
Fan Xue
Li Ping
Li Wei
Zhang Bin
Xie Xiaodong
Wang Gang
Hu Bin
Zhai Yahong
JOURNAL OF SEMICONDUCTORS, 2011, 32 (08)
[28] Gate-enclosed NMOS transistors
范雪
李平
李威
张斌
谢小东
王刚
胡滨
翟亚红
Journal of Semiconductors, 2011, 32 (08) : 40 - 45
[29] Sub-5 nm Gate-Length Monolayer Selenene Transistors
Li, Qiang
Tan, Xingyi
Yang, Yongming
Xiong, Xiaoyong
Zhang, Teng
Weng, Zhulin
MOLECULES, 2023, 28 (14):
[30] The gate misalignment effects of the sub-threshold characteristics of sub-100nm DG-MOSFETs
Wong, HY
Shin, KS
Chan, MS
2002 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 2002, : 91 - 94

← 1 2 3 4 5 →