A scalable stepped gate sensing scheme for sub-100nm multilevel flash memory

被引：0
|
作者：
Bauer, M [1 ]
Tedrow, K [1 ]
机构：
[1] Intel Corp, Folsom, CA 95630 USA
来源：
2005 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY | 2005年
关键词：
D O I：
10.1109/ICICDT.2005.1502580
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
As Flash memory cell size scales with lithography, the storage capacitance area scales resulting in the need to sense fewer electrons that are stored on a floating gate. A stepped-gate sensing scheme for NOR Flash memories with Multilevel storage will be presented. Stepped-gate sensing motivation, scalability advantages and implementation are discussed.
引用
收藏
页码：23 / 26
页数：4
相关论文
共 50 条
  • [1] Sub-100nm and deep sub-100nm MOS transistor gate patterning
    Xiang, Q
    Gupta, S
    Spence, C
    Singh, B
    Yeap, GCF
    Lin, MR
    MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 243 - 252
  • [2] Step and flash imprint lithography for sub-100nm patterning
    Colburn, M
    Grot, A
    Amistoso, M
    Choi, BJ
    Bailey, T
    Ekerdt, J
    Sreenivasan, SV
    Hollenhorst, S
    Willson, CG
    EMERGING LITHOGRAPHIC TECHNOLOGIES IV, 2000, 3997 : 453 - 457
  • [3] Technology innovations and process integrations for sub-100nm gate patterning
    Wilfred Pau
    Nicolas Gani
    Shashank Deshmukh
    Thorsten Lill
    Theodoros Panagopoulos
    John Holland
    半导体技术, 2004, (08) : 74 - 79
  • [4] Design of sub-100nm CMOSFETs: Gate dielectrics and channel engineering
    Song, S
    Kim, WS
    Lee, JS
    Choe, TH
    Choi, JH
    Kang, MS
    Chung, UI
    Lee, NI
    Fujihara, K
    Kang, HK
    Lee, SI
    Lee, MY
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 190 - 191
  • [5] Advanced process control for deep sub-100nm gate fabrication
    Goto, TK
    Tajima, M
    Harada, F
    Kato, T
    Yamazaki, T
    Taguchi, T
    DATA ANALYSIS AND MODELING FOR PROCESS CONTROL II, 2005, 5755 : 18 - 28
  • [6] Sub-100nm gate length metal gate NMOS transistors fabricated by a replacement gate process
    Chatterjee, A
    Chapman, RA
    Dixit, G
    Kuehne, J
    Hattangady, S
    Yang, H
    Brown, GA
    Aggarwal, R
    Erdogan, U
    He, Q
    Hanratty, M
    Rogers, D
    Murtaza, S
    Fang, SJ
    Kraft, R
    Rotondaro, ALP
    Hu, JC
    Terry, M
    Lee, W
    Fernando, C
    Konecni, A
    Wells, G
    Frystak, D
    Bowen, C
    Rodder, M
    Chen, IC
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 821 - 824
  • [7] A lithography independent gate definition technology for fabricating sub-100nm devices
    Zhang, SD
    Han, RQ
    Liu, XY
    Guan, XD
    Li, T
    Zhang, DC
    PROCEEDINGS 2001 IEEE HONG KONG ELECTRON DEVICES MEETING, 2001, : 81 - 84
  • [8] Full level alternating PSM for sub-100nm DRAM gate patterning
    Pforr, R
    Ahrens, M
    Dettmann, W
    Hennig, M
    Koehle, R
    Ludwig, B
    Morgana, N
    Thiele, J
    OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 232 - 243
  • [9] SPA plasma for sub-100nm
    Murakawa, S
    Nemoto, T
    Iizuka, V
    Yamamoto, N
    Ozaki, S
    SOLID STATE TECHNOLOGY, 2003, 46 (01) : 59 - +
  • [10] Gate leakage tolerant circuits in deep sub-100nm CMOS technologies
    Kang, SM
    Yang, G
    Wang, ZD
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 56 - 66
12345