Sub-100nm gate length metal gate NMOS transistors fabricated by a replacement gate process

被引：64

作者：

Chatterjee, A ^{[1
]}

Chapman, RA ^{[1
]}

Dixit, G ^{[1
]}

Kuehne, J ^{[1
]}

Hattangady, S ^{[1
]}

Yang, H ^{[1
]}

Brown, GA ^{[1
]}

Aggarwal, R ^{[1
]}

Erdogan, U ^{[1
]}

He, Q ^{[1
]}

Hanratty, M ^{[1
]}

Rogers, D ^{[1
]}

Murtaza, S ^{[1
]}

Fang, SJ ^{[1
]}

Kraft, R ^{[1
]}

Rotondaro, ALP ^{[1
]}

Hu, JC ^{[1
]}

Terry, M ^{[1
]}

Lee, W ^{[1
]}

Fernando, C ^{[1
]}

Konecni, A ^{[1
]}

Wells, G ^{[1
]}

Frystak, D ^{[1
]}

Bowen, C ^{[1
]}

Rodder, M ^{[1
]}

Chen, IC ^{[1
]}

机构：

[1] Texas Instruments Inc, Ctr Semicond Proc & Design, Dallas, TX 75265 USA

来源：

INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST | 1997年

关键词：

D O I：

10.1109/IEDM.1997.650507

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel replacement gate design with 1.5-3 nm oxide or remote plasma nitrided oxide gate insulators for sub-100nm Al/TiN or W/TiN metal gate nMOSFETs is demonstrated. The source/drain regions are self-aligned to a poly gate which is later replaced by the metal gate. This allows the temperatures after metal gate definition to be limited to 450 degrees C. Compared to pure SiO2, the nitrided oxides provide increased capacitance with less penalty in increased gate current. A saturation transconductance (g(m)) of 1000 mS/mm is obtained for L-gale=70 nm and t(OX)=1.5 nm. Peak cutoff frequency (f(T)) of 120 GHz and a low minimum noise figure (NFmin) of 0.5 dB with associated gain of 19 dB are obtained for t(OX)=2 nm and L-gate=80 nm.

引用

页码：821 / 824

页数：4

共 50 条

[1] Optimization of side gate length and side gate voltage for sub-100nm double-gate MOSFET
Kim, J
Kim, G
Ko, S
Jung, H
SMART STRUCTURES, DEVICES, AND SYSTEMS, 2002, 4935 : 308 - 315
[2] Sub-100nm and deep sub-100nm MOS transistor gate patterning
Xiang, Q
Gupta, S
Spence, C
Singh, B
Yeap, GCF
Lin, MR
MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 243 - 252
[3] Technology innovations and process integrations for sub-100nm gate patterning
Wilfred Pau
Nicolas Gani
Shashank Deshmukh
Thorsten Lill
Theodoros Panagopoulos
John Holland
半导体技术, 2004, (08) : 74 - 79
[4] Advanced process control for deep sub-100nm gate fabrication
Goto, TK
Tajima, M
Harada, F
Kato, T
Yamazaki, T
Taguchi, T
DATA ANALYSIS AND MODELING FOR PROCESS CONTROL II, 2005, 5755 : 18 - 28
[5] 100 nm gate lithography for double gate transistors
Krasnoperova, A
Zhang, Y
Babich, I
Treichler, J
Yoon, J
Guarini, K
Solomon, P
OPTICAL MICROLITHOGRAPHY XIV, PTS 1 AND 2, 2001, 4346 : 925 - 935
[6] Design of sub-100nm CMOSFETs: Gate dielectrics and channel engineering
Song, S
Kim, WS
Lee, JS
Choe, TH
Choi, JH
Kang, MS
Chung, UI
Lee, NI
Fujihara, K
Kang, HK
Lee, SI
Lee, MY
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 190 - 191
[7] Design and Optimization of 22 nm Gate Length High-k/Metal gate NMOS Transistor
Maheran, Afifah A. H.
Menon, P. S.
Ahmad, I.
Shaari, S.
Elgomati, H. A.
Salehuddin, F.
3RD ISESCO INTERNATIONAL WORKSHOP AND CONFERENCE ON NANOTECHNOLOGY 2012 (IWCN2012), 2013, 431
[8] 2D analysis of bottom gate misalignment and process tolerant for sub-100nm symmetric double-gate MOSFETs
Shen, J
Man, TY
Chan, M
2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2003, : 201 - 204
[9] TCAD modeling and simulation of sub-100nm gate length silicon and GaN based SOI MOSFETs
Ma, Lei
Jin, Yawei
Zeng, Chang
Dandu, Krishnanshu
Johnson, Mark
Barlage, Doug William
TRANSISTOR SCALING- METHODS, MATERIALS AND MODELING, 2006, 913 : 191 - +
[10] Full level alternating PSM for sub-100nm DRAM gate patterning
Pforr, R
Ahrens, M
Dettmann, W
Hennig, M
Koehle, R
Ludwig, B
Morgana, N
Thiele, J
OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 232 - 243

← 1 2 3 4 5 →