Comprehensive Analysis on Electrical Characteristics of Pi-Gate Poly-Si Junctionless FETs

被引:10
|
作者
Hsieh, Dong-Ru [1 ]
Lin, Jer-Yi [1 ]
Kuo, Po-Yi [2 ,3 ]
Chao, Tien-Sheng [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Electrophys, Hsinchu 30010, Taiwan
[2] Natl Chiao Tung Univ, Dept Photon, Hsinchu 30010, Taiwan
[3] Natl Chiao Tung Univ, Inst Electroopt Engn, Hsinchu 30010, Taiwan
关键词
Carrier mobility; channel dimension; crystallinity; effective carrier concentration; junctionless (JL); multifunctional 3-D ICs; Pi-gate (PG); poly-Si; DEVICE DESIGN; TRANSISTORS; PERFORMANCE; MOSFETS; MOBILITY;
D O I
10.1109/TED.2017.2704933
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the electrical characteristics of the Pi-gate junctionless FETs (PG JL FETs) with the in situ n(+) doped poly-Si (DP-Si) fin-channels have been experimentally investigated and comprehensively discussed. The subthreshold behavior and threshold voltage of the PG JL FETs are sensitive to the channel dimensions, especially the channel width. The crystallinity, carrier mobility, and effective carrier concentration in the DP-Si films are dependent on the initial DP-Si film thicknesses, which directly influence the on current and threshold voltage of the PG JL FETs. Based on an evaluation on the subthreshold behavior and the driving current, we found that the PG JL FETs with the low/high aspect ratio (A.R. = channel thickness/channel width) are separately suitable for the low-power/high-performance applications. Among these PG JL FETs, the device with a proper A.R. (3.35) exhibits a relatively steep subthreshold swing (S.S.) of 66 mV/decade and the highest (ON)/(OFF) currents ratio (I-ON/I-OFF) of 1.2 x 10(8) (VD = 1 V). These devices are very promising candidates for future multifunctional 3-D integrated circuit applications.
引用
收藏
页码:2992 / 2998
页数:7
相关论文
共 50 条
  • [1] Reliability of p-Type Pi-Gate Poly-Si Nanowire Channel Junctionless Accumulation-Mode FETs
    Hsieh, Dong-Ru
    Lin, Kun-Cheng
    Lee, Chia-Chin
    Chao, Tien-Sheng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (06) : 2647 - 2652
  • [2] High-Performance Pi-Gate Poly-Si Junctionless and Inversion Mode FET
    Hsieh, Dong-Ru
    Lin, Jer-Yi
    Kuo, Po-Yi
    Chao, Tien-Sheng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (11) : 4179 - 4184
  • [3] Fabrication and Characterization of Pi-Gate Poly-Si Junctionless and Inversion Mode Fin-FETs for 3-D IC Applications
    Hsieh, Don-Ru
    Lin, Jer-Yi
    Kuo, Po-Yi
    Chao, Tien-Sheng
    2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 110 - 111
  • [4] Investigation of Channel Doping Concentration and Reverse Boron Penetration on P-Type Pi-Gate Poly-Si Junctionless Accumulation Mode FETs
    Hsieh, Dong-Ru
    Chan, Yi-De
    Kuo, Po-Yi
    Chao, Tien-Sheng
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 314 - 319
  • [5] Investigation of Nitrous Oxide Nitridation Temperatures on P-Type Pi-Gate Poly-Si Junctionless Accumulation Mode TFTs
    Hsieh, Dong-Ru
    Lin, Kun-Cheng
    Chao, Tien-Sheng
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01): : 282 - 286
  • [6] Investigation of Nitrous Oxide Nitridation Temperatures on P-Type Pi-Gate Poly-Si Junctionless Accumulation Mode TFTs
    Hsieh, Dong-Ru
    Lin, Kun-Cheng
    Chao, Tien-Sheng
    IEEE Journal of the Electron Devices Society, 2019, 7 : 268 - 275
  • [7] Comprehensive Study of Pi-Gate Nanowires Poly-Si TFT Nonvolatile Memory With an HfO2 Charge Trapping Layer
    Chen, Lun-Jyun
    Wu, Yung-Chun
    Chiang, Ji-Hong
    Hung, Min-Feng
    Chang, Chin-Wei
    Su, Po-Wen
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (02) : 260 - 265
  • [8] Characteristics of Gate-All-Around Junctionless Poly-Si TFTs With an Ultrathin Channel
    Chen, Hung-Bin
    Chang, Chun-Yen
    Lu, Nan-Heng
    Wu, Jia-Jiun
    Han, Ming-Hung
    Cheng, Ya-Chi
    Wu, Yung-Chun
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (07) : 897 - 899
  • [9] Junctionless Nanosheet (3 nm) Poly-Si TFT: Electrical Characteristics and Superior Positive Gate Bias Stress Reliability
    Lin, Jer-Yi
    Kumar, Malkundi Puttaveerappa Vijay
    Chao, Tien-Sheng
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (01) : 8 - 11
  • [10] Clean-Induced Instability of Electrical Characteristics in Poly-Si Junctionless Nanowire Transistor
    Kang, Tsung-Kuei
    Chen, Wei-Hao
    Liu, Han-Wen
    Chien, Feng-Tso
    Lin, Cheng-Li
    Wang, Fang-Hsing
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2017, 6 (07) : N83 - N86