Comprehensive Analysis on Electrical Characteristics of Pi-Gate Poly-Si Junctionless FETs

被引:10
|
作者
Hsieh, Dong-Ru [1 ]
Lin, Jer-Yi [1 ]
Kuo, Po-Yi [2 ,3 ]
Chao, Tien-Sheng [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Electrophys, Hsinchu 30010, Taiwan
[2] Natl Chiao Tung Univ, Dept Photon, Hsinchu 30010, Taiwan
[3] Natl Chiao Tung Univ, Inst Electroopt Engn, Hsinchu 30010, Taiwan
关键词
Carrier mobility; channel dimension; crystallinity; effective carrier concentration; junctionless (JL); multifunctional 3-D ICs; Pi-gate (PG); poly-Si; DEVICE DESIGN; TRANSISTORS; PERFORMANCE; MOSFETS; MOBILITY;
D O I
10.1109/TED.2017.2704933
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the electrical characteristics of the Pi-gate junctionless FETs (PG JL FETs) with the in situ n(+) doped poly-Si (DP-Si) fin-channels have been experimentally investigated and comprehensively discussed. The subthreshold behavior and threshold voltage of the PG JL FETs are sensitive to the channel dimensions, especially the channel width. The crystallinity, carrier mobility, and effective carrier concentration in the DP-Si films are dependent on the initial DP-Si film thicknesses, which directly influence the on current and threshold voltage of the PG JL FETs. Based on an evaluation on the subthreshold behavior and the driving current, we found that the PG JL FETs with the low/high aspect ratio (A.R. = channel thickness/channel width) are separately suitable for the low-power/high-performance applications. Among these PG JL FETs, the device with a proper A.R. (3.35) exhibits a relatively steep subthreshold swing (S.S.) of 66 mV/decade and the highest (ON)/(OFF) currents ratio (I-ON/I-OFF) of 1.2 x 10(8) (VD = 1 V). These devices are very promising candidates for future multifunctional 3-D integrated circuit applications.
引用
收藏
页码:2992 / 2998
页数:7
相关论文
共 50 条
  • [21] Gate capacitance characteristics of a poly-Si thin film transistor
    Bindra, S
    Haldar, S
    Gupta, RS
    SOLID-STATE ELECTRONICS, 2004, 48 (05) : 675 - 681
  • [22] Electrical characteristics of poly-Si TFT's with smooth surface roughness at oxide/poly-Si interface
    Min, BH
    Park, CM
    Han, MK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (11) : 2036 - 2038
  • [23] Effects of poly-Si annealing on gate oxide charging damage in poly-Si gate etching process
    Chong, D
    Yoo, WJ
    Chan, L
    See, A
    SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY, 2002, 716 : 197 - 202
  • [24] A numerical analysis of the electrical characteristics of small-grains poly-Si TFTs
    Touidjen, N. H.
    Mansour, F.
    EUROPEAN PHYSICAL JOURNAL-APPLIED PHYSICS, 2009, 48 (01): : 10301 - p1
  • [25] Depletion layer of gate poly-Si
    Watanabe, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (10) : 2265 - 2271
  • [26] Impact of Crystallization Method on Poly-Si Tunnel FETs
    Chen, Yi-Hsuan
    Ma, William Cheng-Yu
    Lin, Jer-Yi
    Lin, Chun-Yen
    Hsu, Po-Yang
    Huang, Chi-Yuan
    Chao, Tien-Sheng
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (10) : 1060 - 1062
  • [27] Study on Random Telegraph Noise of Gate-All-Around Poly-Si Junctionless Nanowire Transistors
    Yang, Chen-Chen
    Peng, Kang-Ping
    Chen, Yung-Chen
    Lin, Horng-Chih
    Li, Pei-Wen
    2017 SILICON NANOELECTRONICS WORKSHOP (SNW), 2017, : 45 - 46
  • [28] Characteristics of poly-Si nanowire transistors with multiple-gate configurations
    Hsu, Hsing-Hui
    Lin, Homg-Chih
    Lee, Ko-Hui
    Huang, Jian-Fu
    Huang, Tiao-Yuan
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 101 - 102
  • [29] Electrical properties and thermal stability of CVD HfOxNy gate dielectric with poly-Si gate electrode
    Choi, CH
    Jeon, TS
    Clark, R
    Kwong, DL
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (04) : 215 - 217
  • [30] PERFORMANCE AND RELIABILITY IMPROVEMENTS IN POLY-SI TFTS BY FLUORINE IMPLANTATION INTO GATE POLY-SI
    MAEGAWA, S
    IPPOSHI, T
    MAEDA, S
    NISHIMURA, H
    ICHIKI, T
    ASHIDA, M
    TANINA, O
    INOUE, Y
    NISHIMURA, T
    TSUBOUCHI, N
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (06) : 1106 - 1112