Multiple histogram-based face recognition with high speed FPGA implementation

被引:18
|
作者
Bonny, Talal [1 ]
Rabie, Tamer [1 ]
Hafez, A. H. Abdul [2 ]
机构
[1] Univ Sharjah, Dept Elect & Comp Engn, Sharjah, U Arab Emirates
[2] Hasan Kalyoncu Univ, Gaziantep, Turkey
关键词
Face recognition; Gamma correction; Performance; Hardware accelerator; FPGA;
D O I
10.1007/s11042-018-5647-8
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Face recognition is an algorithm that is capable of identifying or verifying a query face from multiple faces in the enrollment database. It poses a challenging problem in the field of image analysis and computer vision, especially for applications that deal with video sequences, face re-identification, or operate on intensity images and require fast processing. In this work, we introduce a high speed face recognition technique along with a high speed FPGA implementation. It uses a new similarity measure to estimate the distance between the query face and each of the database face images. The distance metric is the sum of the standard deviations between multiple histograms, which are calculated from each row of the query and database images. The lowest distance score refers to the database face that matches the query. The proposed technique is independent from the ambient illumination and outperforms the well-known face recognition algorithm "Eigenfaces" (it performs the face recognition 16 x faster when both algorithms run on the same platform). Furthermore, we exploit data parallelism in our proposed algorithm to design a hardware accelerator and to implement it on an FPGA prototyping board. The results show 10x execution time improvement in comparison to the software version.
引用
下载
收藏
页码:24269 / 24288
页数:20
相关论文
共 50 条
  • [41] A high speed FPGA implementation of the Rijndael algorithm
    Sever, R
    Ismailoglu, AN
    Tekmen, YC
    Askar, M
    Okcan, B
    PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 358 - 362
  • [42] FPGA-Based high speed two ways parallel histogram computation for grey image
    Mahmood, Riyadh Zaghlool
    Abdullah, Hiba-Aallah Tariq
    PRZEGLAD ELEKTROTECHNICZNY, 2023, 99 (01): : 120 - 123
  • [43] Subspace-Based Face Recognition on an FPGA
    Pizarro, Pablo
    Figueroa, Miguel
    ENGINEERING APPLICATIONS OF NEURAL NETWORKS, PT I, 2011, 363 : 84 - 89
  • [44] Face Recognition Using Multiple Histogram Features in Spatial and Frequency Domains
    Chen, Qiu
    Kotani, Koji
    Lee, Feifei
    2016 12TH INTERNATIONAL CONFERENCE ON SIGNAL-IMAGE TECHNOLOGY & INTERNET-BASED SYSTEMS (SITIS), 2016, : 204 - 208
  • [45] Histogram-Based Visual Object Recognition for the 2007 Four-Legged RoboCup League
    Volioti, Souzana
    Lagoudakis, Michail G.
    ARTIFICIAL INTELLIGENCE: THEORIES, MODELS AND APPLICATIONS, SETN 2008, 2008, 5138 : 313 - 326
  • [46] Binarising SIFT-descriptors to reduce the curse of dimensionalityin histogram-based object recognition
    Stommel, Martin
    International Journal of Signal Processing, Image Processing and Pattern Recognition, 2010, 3 (01) : 25 - 36
  • [47] Implementation of a high-speed face recognition system that uses an optical parallel correlator
    Watanabe, E
    Kodate, K
    APPLIED OPTICS, 2005, 44 (05) : 666 - 676
  • [48] Binarising SIFT-Descriptors to Reduce the Curse of Dimensionality in Histogram-Based Object Recognition
    Stommel, Martin
    Herzog, Otthein
    SIGNAL PROCESSING, IMAGE PROCESSING, AND PATTERN RECOGNITION, 2009, 61 : 320 - 327
  • [49] FPGA-based IP cores implementation for face recognition using dynamic partial reconfiguration
    Afandi Ahmad
    Abbes Amira
    Paul Nicholl
    Benjamin Krill
    Journal of Real-Time Image Processing, 2013, 8 : 327 - 340
  • [50] FPGA-based IP cores implementation for face recognition using dynamic partial reconfiguration
    Ahmad, Afandi
    Amira, Abbes
    Nicholl, Paul
    Krill, Benjamin
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2013, 8 (03) : 327 - 340