FPGA-Based high speed two ways parallel histogram computation for grey image

被引:0
|
作者
Mahmood, Riyadh Zaghlool [1 ]
Abdullah, Hiba-Aallah Tariq [2 ]
机构
[1] Univ Mosul, Coll Comp Sci & Math, Software Dept, Mosul, Iraq
[2] Northern Tech Univ, Engn Tech Coll Mosul, Mosul, Iraq
来源
PRZEGLAD ELEKTROTECHNICZNY | 2023年 / 99卷 / 01期
关键词
FPGA; Histogram; Parallel; RAM;
D O I
10.15199/48.2023.01.23
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper approaches to the parallel architecture for local parallel histogram computation is studied. In this method, has been used many number of block RAM in FPGA based, each of them to perform a specific function must use a dual-ported of BRAM memory. These hardware techniques need one array of image and another one array for histogram. To reduce number of cycles in the FPGA implementation of our proposed technique read two operation memories at the same time.
引用
收藏
页码:120 / 123
页数:4
相关论文
共 50 条
  • [1] A FPGA-BASED RECONFIGURABLE PARALLEL ARCHITECTURE FOR HIGH-PERFORMANCE NUMERICAL COMPUTATION
    Ferlin, Edson Pedro
    Lopes, Heitor Silverio
    Erig Lima, Carlos R.
    Perretto, Mauricio
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2011, 20 (05) : 849 - 865
  • [2] A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification
    Jiang, Weirong
    Prasanna, Viktor K.
    2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 24 - 31
  • [3] High performance FPGA-based image correlation
    Lindoso, Almudena
    Entrena, Luis
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2007, 2 (04) : 223 - 233
  • [4] High performance FPGA-based image correlation
    Almudena Lindoso
    Luis Entrena
    Journal of Real-Time Image Processing, 2007, 2 : 223 - 233
  • [5] High speed FPGA-based chaotic oscillator design
    Tuna, Murat
    Alcin, Murat
    Koyuncu, Ismail
    Fidan, Can Bulent
    Pehlivan, Ihsan
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 66 : 72 - 80
  • [6] High speed FPGA-based data acquisition system
    Khedkar, Aboli Audumbar
    Khade, R. H.
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 49 : 87 - 94
  • [7] Angular solution to FPGA-based high speed synchro
    Li Mingwei
    Mao Zhen
    Sui Yongsheng
    2008 CHINESE CONTROL AND DECISION CONFERENCE, VOLS 1-11, 2008, : 1772 - 1776
  • [8] A FPGA-based virtual instrumentation system for high speed parallel optical transmission BER testing
    Liu B.
    Yang Y.
    Chen X.
    Chen H.
    Gaojishu Tongxin/Chinese High Technology Letters, 2010, 20 (09): : 955 - 959
  • [9] Parallel Lossless Compression of Raw Bayer Images on FPGA-Based High-Speed Camera
    Regoršek, Žan
    Gorkič, Aleš
    Trost, Andrej
    Sensors, 2024, 24 (20)
  • [10] Related Work in FPGA-Based Computation
    不详
    IEEE MICRO, 2015, 35 (03) : 18 - 19