A high speed FPGA implementation of the Rijndael algorithm

被引：0

作者：

Sever, R ^{[1
]}

Ismailoglu, AN ^{[1
]}

Tekmen, YC ^{[1
]}

Askar, M ^{[1
]}

Okcan, B ^{[1
]}

机构：

[1] TUBITAK BILTEN, Ankara, Turkey

来源：

PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN | 2004年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a high speed, non-pipelined FPGA implementation of the Rijndael Algorithm [1], which has been selected as the new AES Algorithm [2] by the National Institute of Standards and Technology (NIST) [3]. In this study, we have implemented both the encryption and the decryption algorithms of Rijndael on the same FPGA. All the key and data length combinations of the original Rijndael, Algorithm are supported. This implementation, which uses 8378 slices and 4 Block RAM's of the Xilinx FPGA, has a worst case operating frequency of 65 MHz, yielding a maximum throughput of 1.19 Gb/s.

引用

页码：358 / 362

页数：5

共 50 条

[1] A high speed ASIC implementation of the Rijndael algorithm
Sever, R
Ismailoglu, AN
Tekmen, YC
Askar, M
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 541 - 544
[2] A hardware implementation in FPGA of the Rijndael algorithm
Chitu, C
Chien, D
Chien, C
Verbauwhede, I
Chang, F
[J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 507 - 510
[3] FPGA implementation of AES algorithm for high speed applications
S. Sridevi Sathya Priya
P. Karthigaikumar
Narayana Ravi Teja
[J]. Analog Integrated Circuits and Signal Processing, 2022, 112 : 115 - 125
[4] High speed FPGA implementation of RSA encryption algorithm
Nibouche, O
Nibouche, M
Bouridane, A
[J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 204 - 207
[5] FPGA implementation of AES algorithm for high speed applications
Priya, S. Sridevi Sathya
Karthigaikumar, P.
Teja, Narayana Ravi
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 112 (01) : 115 - 125
[6] FPGA Based Hardware Implementation of AES Rijndael Algorithm for Encryption and Decryption
Srinivas, N. S. Sai
Akramuddin, Md.
[J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 1769 - 1776
[7] High-speed FPGA Implementation of an Improved LMS Algorithm
Dong, Xianglei
Li, Huiyong
Wang, Yu
[J]. 2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL PROBLEM-SOLVING (ICCP), 2013, : 342 - 345
[8] FPGA Implementation of High speed VLSI Architectures for AES Algorithm
Kshirsagar, R. V.
Vyawahare, M. V.
[J]. PROCEEDINGS OF THE 2012 FIFTH INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2012), 2012, : 239 - 242
[9] Efficient Rijndael implementation for high-speed optical networks
Rejeb, J
Ramaswamy, V
[J]. ICT'2003: 10TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS, VOLS I AND II, CONFERENCE PROCEEDINGS, 2003, : 641 - 645
[10] An FPGA hardware implementation of the Rijndael block cipher
Dhoha, Chorfi
Ben Othman, Slim
Ben Saoud, Slim
[J]. IEEE DTIS: 2006 International Conference on Design & Test of Integrated Systems in Nanoscale Technology, Proceedings, 2006, : 351 - 354

← 1 2 3 4 5 →