High-speed FPGA Implementation of an Improved LMS Algorithm

被引：0
|
作者：
Dong, Xianglei [1 ]
Li, Huiyong [1 ]
Wang, Yu [1 ]
机构：
[1] Univ Elect Sci & Technol China, Sch Elect Engn, Chengdu 610054, Sichuan, Peoples R China
来源：
2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL PROBLEM-SOLVING (ICCP) | 2013年
关键词：
FPGA; adaptive filtering; PDLMS; parallel processing;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The FPGA implementation of a new parallel processing method is studied by introducing the parallel processing method into the delayed least mean square (DLMS) algorithm. The parallel delayed least mean square (PDLMS) algorithm has the faster data throughput and higher convergence rate than the DLMS algorithm. In this paper, the hardware implementation of PDLMS is realized by hardware description language, while the simulation structure is presented. The results show that the PDLMS algorithm has certain superiority according to DLMS.
引用
收藏
页码：342 / 345
页数：4
相关论文
共 50 条
  • [1] High-speed LMS Algorithm's Design and Implementation Based on FPGA
    Liang, Jingjing
    Gao, Jingmin
    Ling, Weixin
    ADVANCED MEASUREMENT AND TEST, PTS 1-3, 2011, 301-303 : 1157 - +
  • [2] High-Speed VLSI Implementation of an Improved Parallel Delayed LMS Algorithm
    Liu, Ming
    Guan, Mingxiang
    Wu, Zhou
    Sun, Chongwu
    Zhang, Weifeng
    Wang, Mingjiang
    MOBILE NETWORKS & APPLICATIONS, 2022, 27 (04): : 1593 - 1603
  • [3] High-Speed VLSI Implementation of an Improved Parallel Delayed LMS Algorithm
    Ming Liu
    Mingxiang Guan
    Zhou Wu
    Chongwu Sun
    Weifeng Zhang
    Mingjiang Wang
    Mobile Networks and Applications, 2022, 27 : 1593 - 1603
  • [4] An Improved High-speed Canny Edge Detection Algorithm and Its Implementation on FPGA
    Peng, Fangxin
    Lu, Xiaofeng
    Lu, Hengli
    Shen, Sumin
    FOURTH INTERNATIONAL CONFERENCE ON MACHINE VISION (ICMV 2011): COMPUTER VISION AND IMAGE ANALYSIS: PATTERN RECOGNITION AND BASIC TECHNOLOGIES, 2012, 8350
  • [5] High-speed color sorting algorithm based on FPGA implementation
    Chen, Paining
    Gao, Mingyu
    Huang, Jiye
    Yang, Yuxiang
    Zeng, Yu
    2018 IEEE 27TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2018, : 235 - 239
  • [6] An improved MUSIC algorithm implemented with high-speed parallel optimization for FPGA
    Zhou Zou
    Wang Hongyuan
    Yu Guowen
    2006 7TH INTERNATIONAL SYMPOSIUM ON ANTENNAS, PROPAGATION AND EM THEORY, VOLS 1 AND 2, PROCEEDINGS, 2006, : 426 - 429
  • [7] High-Speed FPGA Implementation of Secure Hash Algorithm for IPSec and VPN Applications
    Athanasios P. Kakarountas
    Haralambos Michail
    Athanasios Milidonis
    Costas E. Goutis
    George Theodoridis
    The Journal of Supercomputing, 2006, 37 : 179 - 195
  • [8] High-speed FPGA implementation of secure hash algorithm for IPSec and VPN applications
    Kakarountas, Athanasios P.
    Michail, Haralambos
    Milidonis, Athanasios
    Goutis, Costas E.
    Theodoridis, George
    JOURNAL OF SUPERCOMPUTING, 2006, 37 (02): : 179 - 195
  • [9] High-speed image feature detection using FPGA implementation of fast algorithm
    Kraft, Marek
    Schmidt, Adam
    Kasinski, Andrzej
    VISAPP 2008: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON COMPUTER VISION THEORY AND APPLICATIONS, VOL 1, 2008, : 174 - 179
  • [10] A high speed FPGA implementation of the Rijndael algorithm
    Sever, R
    Ismailoglu, AN
    Tekmen, YC
    Askar, M
    Okcan, B
    PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 358 - 362
12345