High-speed FPGA Implementation of an Improved LMS Algorithm

被引：0
|
作者：
Dong, Xianglei [1 ]
Li, Huiyong [1 ]
Wang, Yu [1 ]
机构：
[1] Univ Elect Sci & Technol China, Sch Elect Engn, Chengdu 610054, Sichuan, Peoples R China
来源：
2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL PROBLEM-SOLVING (ICCP) | 2013年
关键词：
FPGA; adaptive filtering; PDLMS; parallel processing;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The FPGA implementation of a new parallel processing method is studied by introducing the parallel processing method into the delayed least mean square (DLMS) algorithm. The parallel delayed least mean square (PDLMS) algorithm has the faster data throughput and higher convergence rate than the DLMS algorithm. In this paper, the hardware implementation of PDLMS is realized by hardware description language, while the simulation structure is presented. The results show that the PDLMS algorithm has certain superiority according to DLMS.
引用
收藏
页码：342 / 345
页数：4
相关论文
共 50 条
  • [21] Design and FPGA Implementation of High-speed Parallel FIR Filters
    Hou, Baolin
    Yao, Yuancheng
    Qin, Mingwei
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON MECHATRONICS, ROBOTICS AND AUTOMATION (ICMRA 2015), 2015, 15 : 975 - 979
  • [22] High-Speed Parallel Matched Filter Designing and FPGA Implementation
    ZHANG Qinglin
    WuhanUniversityJournalofNaturalSciences, 2010, 15 (04) : 335 - 339
  • [23] Implementation of high-speed fixed-point dividers on FPGA
    Sorokin, Nikolay
    JOURNAL OF COMPUTER SCIENCE & TECHNOLOGY, 2006, 6 (01): : 8 - 11
  • [24] Implementation of LMS Adaptive Filter Algorithm based on FPGA
    Gohn, Andrew
    Kim, Joonwan
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 207 - 210
  • [25] Adaptive Filter Based on FPGA Implementation of LMS Algorithm
    Li, Genwu
    Zeng, Dan
    Li, Hongyu
    INTERNATIONAL CONFERENCE ON OPTOELECTRONIC MATERIALS AND DEVICES (ICOMD 2021), 2022, 12164
  • [26] An improved method about AES and FPGA high-speed realize
    Ren Wenping
    Zhang Wenyong
    He Jiqin
    Shen Dongya
    2016 IEEE INTERNATIONAL CONFERENCE OF ONLINE ANALYSIS AND COMPUTING SCIENCE (ICOACS), 2016, : 334 - 337
  • [27] FPGA Implementation of High speed VLSI Architectures for AES Algorithm
    Kshirsagar, R. V.
    Vyawahare, M. V.
    PROCEEDINGS OF THE 2012 FIFTH INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2012), 2012, : 239 - 242
  • [28] High-speed FPGA-based Implementations of a Genetic Algorithm
    Vavouras, Michalis
    Papadimitriou, Kyprianos
    Papaefstathiou, Ioannis
    2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, : 9 - 16
  • [29] High-speed turbo decoding algorithm and its implementation
    Choi, DG
    Lee, IG
    Jung, JW
    2004 9TH IEEE SINGAPORE INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS (ICCS), 2004, : 466 - 470
  • [30] High-Speed Hardware Implementation of PQC Algorithm LAC
    Tong, Rui
    Yin, Yanzhao
    Wu, Liji
    Zhang, Xiangmin
    Qin, Zhenhui
    Wu, Xingjun
    Su, Linlin
    2020 IEEE 14TH INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID), 2020, : 103 - 107
12345