High-speed FPGA Implementation of an Improved LMS Algorithm

被引：0
|
作者：
Dong, Xianglei [1 ]
Li, Huiyong [1 ]
Wang, Yu [1 ]
机构：
[1] Univ Elect Sci & Technol China, Sch Elect Engn, Chengdu 610054, Sichuan, Peoples R China
来源：
2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL PROBLEM-SOLVING (ICCP) | 2013年
关键词：
FPGA; adaptive filtering; PDLMS; parallel processing;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The FPGA implementation of a new parallel processing method is studied by introducing the parallel processing method into the delayed least mean square (DLMS) algorithm. The parallel delayed least mean square (PDLMS) algorithm has the faster data throughput and higher convergence rate than the DLMS algorithm. In this paper, the hardware implementation of PDLMS is realized by hardware description language, while the simulation structure is presented. The results show that the PDLMS algorithm has certain superiority according to DLMS.
引用
收藏
页码：342 / 345
页数：4
相关论文
共 50 条
  • [31] Research and Implementation of High-speed Reconfigurable Grain algorithm
    Li Wei
    Dai Zibin
    Chen Tao
    Nan Longmei
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2216 - 2219
  • [32] The Design and Implementation of ECC High-speed Encryption Engine Based on FPGA
    Liang, Wei
    Xu, JianBo
    Huang, WeiHong
    Peng, Li
    ADVANCED RESEARCH ON INDUSTRY, INFORMATION SYSTEM AND MATERIAL ENGINEERING, 2012, 459 : 544 - 548
  • [33] Efficient FPGA implementation of high-speed true random number generator
    Lu, Zhenguo
    Yang, Shenshen
    Liu, Jianqiang
    Wang, Xuyang
    Li, Yongmin
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2021, 92 (02):
  • [34] High-Speed, SAD Based Wavefront Sensor Architecture Implementation on FPGA
    Kincses, Zoltan
    Orzo, Laszlo
    Nagy, Zoltan
    Mezo, Gyorgy
    Szolgay, Peter
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 64 (03): : 279 - 290
  • [35] High-speed FPGA implementation of the SHA-1 Hash function
    Kakarountas, A. P.
    Theodoridis, G.
    Laopoulos, T.
    Goutis, C. E.
    2005 IEEE INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS, 2005, : 211 - 215
  • [36] High-Speed, SAD Based Wavefront Sensor Architecture Implementation on FPGA
    Zoltán Kincses
    László Orzó
    Zoltán Nagy
    György Mező
    Péter Szolgay
    Journal of Signal Processing Systems, 2011, 64 : 279 - 290
  • [37] A High-Speed FPGA Implementation of an RSD-Based ECC Processor
    Marzouqi, Hamad
    Al-Qutayri, Mahmoud
    Salah, Khaled
    Schinianakis, Dimitrios
    Stouraitis, Thanos
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 151 - 164
  • [38] FPGA Implementation of High-speed LDPC Codec for Wireless Laser Communication
    Jin, Xiaoshuai
    Liu, Hao
    2018 5TH INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND CONTROL ENGINEERING (ICISCE 2018), 2018, : 1128 - 1132
  • [39] High-speed FPGA-implementation of multidimensional binary morphological operations
    Velten, J
    Kummert, A
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III: GENERAL & NONLINEAR CIRCUITS AND SYSTEMS, 2003, : 706 - 709
  • [40] FPGA Implementation of High-Speed Parallel Maximum a Posteriori (MAP) Decoders
    del Barco, Martin I.
    Maggio, Gabriel N.
    Morero, Damian A.
    Fernandez, Javier
    Ramos, Facundo
    Carrer, Hugo S.
    Hueda, Mario R.
    2009 ARGENTINE SCHOOL OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS (EAMTA 2009), 2009, : 98 - +
12345