Multiple histogram-based face recognition with high speed FPGA implementation

被引:18
|
作者
Bonny, Talal [1 ]
Rabie, Tamer [1 ]
Hafez, A. H. Abdul [2 ]
机构
[1] Univ Sharjah, Dept Elect & Comp Engn, Sharjah, U Arab Emirates
[2] Hasan Kalyoncu Univ, Gaziantep, Turkey
关键词
Face recognition; Gamma correction; Performance; Hardware accelerator; FPGA;
D O I
10.1007/s11042-018-5647-8
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Face recognition is an algorithm that is capable of identifying or verifying a query face from multiple faces in the enrollment database. It poses a challenging problem in the field of image analysis and computer vision, especially for applications that deal with video sequences, face re-identification, or operate on intensity images and require fast processing. In this work, we introduce a high speed face recognition technique along with a high speed FPGA implementation. It uses a new similarity measure to estimate the distance between the query face and each of the database face images. The distance metric is the sum of the standard deviations between multiple histograms, which are calculated from each row of the query and database images. The lowest distance score refers to the database face that matches the query. The proposed technique is independent from the ambient illumination and outperforms the well-known face recognition algorithm "Eigenfaces" (it performs the face recognition 16 x faster when both algorithms run on the same platform). Furthermore, we exploit data parallelism in our proposed algorithm to design a hardware accelerator and to implement it on an FPGA prototyping board. The results show 10x execution time improvement in comparison to the software version.
引用
下载
收藏
页码:24269 / 24288
页数:20
相关论文
共 50 条
  • [31] A Histogram-Based Background Interstage Error Estimation and Implementation Method in Pipelined ADCs
    Chegeni, Amin
    Hadidi, Khayrollah
    Khoei, Abdollah
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (11) : 1519 - 1523
  • [32] A Multistage Dataflow Implementation of a Deep Convolutional Neural Network Based on FPGA For High-Speed Object Recognition
    Li, Ning
    Takaki, Shunpei
    Tomioka, Yoichi
    Kitazawa, Hitoshi
    2016 IEEE SOUTHWEST SYMPOSIUM ON IMAGE ANALYSIS AND INTERPRETATION (SSIAI), 2016, : 165 - 168
  • [33] An Efficient FPGA Implementation of Gaussian Mixture Models Based Classifier: Application to Face Recognition
    Neggazi, Mehdi
    Bengherabi, Messaoud
    Boulkenafet, Z.
    Amira, Abbes
    2013 8TH INTERNATIONAL WORKSHOP ON SYSTEMS, SIGNAL PROCESSING AND THEIR APPLICATIONS (WOSSPA), 2013, : 367 - 371
  • [34] Realization of face image recognition system based on histogram
    Zhang, Yurong
    Proceedings of the 2nd International Conference on Electronics, Network and Computer Engineering (ICENCE 2016), 2016, 67 : 643 - 647
  • [35] Design and Implementation of an FPGA-based Real-Time Face Recognition System
    Matai, Janarbek
    Irturk, Ali
    Kastner, Ryan
    2011 IEEE 19TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2011, : 97 - 100
  • [36] Face Recognition Based on Detail Histogram Intersection Kernel
    Jiang Qiang-rong
    Gao Yuan
    2009 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND INTELLIGENT SYSTEMS, PROCEEDINGS, VOL 4, 2009, : 71 - 74
  • [37] Hardware Implementation of a High Speed Floating Point Multiplier Based on FPGA
    Gong Renxi
    Zhang Shangjun
    Zhang Hainan
    Meng Xiaobi
    Gong Wenying
    Xie Lingling
    Huang Yang
    ICCSSE 2009: PROCEEDINGS OF 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION, 2009, : 1902 - +
  • [38] The Implementation of High Speed Parallel Timing Synchronization Algorithm Based on FPGA
    Hu, Jiao
    Zhu, Lichen
    Wang, Jianpeng
    2018 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN), 2018, : 484 - 487
  • [39] High-speed color sorting algorithm based on FPGA implementation
    Chen, Paining
    Gao, Mingyu
    Huang, Jiye
    Yang, Yuxiang
    Zeng, Yu
    2018 IEEE 27TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2018, : 235 - 239
  • [40] A novel implementation of the histogram-based technique for measurement of INL of LUT-based correction of ADC
    Kerzerho, V.
    Bernard, S.
    Azais, F.
    Comte, M.
    Potin, O.
    Shan, C.
    Bontorin, G.
    Renovell, M.
    MICROELECTRONICS JOURNAL, 2013, 44 (09) : 840 - 843