Analysis of thin gate oxide degradation during fabrication of advanced CMOS ULSI circuits

被引:10
|
作者
Kim, SU [1 ]
机构
[1] SEMATECH, Strateg Technol, Austin, TX 78741 USA
关键词
Number:; -; Acronym:; TEM; Sponsor: Työ- ja Elinkeinoministeriö;
D O I
10.1109/16.661235
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The electrical characteristics uniquely associated with the thin gate oxide degradation of the advanced CMOS technology in manufacturing were determined for the first time. They were different from Fowler-Nordheim (F-N) stress, and therefore, cannot be simulated by the F-N stress, The p(+) thin gate oxides were found to be inherently more susceptible to gate oxide degradation than the n(+) gate oxides. The p(+) oxide degradation is caused by a combination of the process-induced defect and plasma charging, The nature of the defect and its formation were identified by electrical and physical analysis. The defect formation was modeled. The p-channel gate oxide degradation will be worse with gate oxide scaling, and may limit the device scaling.
引用
收藏
页码:731 / 736
页数:6
相关论文
共 50 条
  • [31] Gate oxide leakage current analysis and reduction for VLSI circuits
    Lee, D
    Blaauw, D
    Sylvester, D
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (02) : 155 - 166
  • [32] P-Type ECRL Circuits for Gate-Leakage Reduction in Nanometer CMOS Processes with Gate Oxide Materials
    Zhang, Weiqiang
    Zhang, Yu
    Hu, Jianping
    APPLIED MECHANICS AND MECHANICAL ENGINEERING, PTS 1-3, 2010, 29-32 : 1919 - +
  • [33] Low temperature metal organic chemical vapor deposition of aluminum oxide thin films for advanced CMOS gate dielectric applications
    Skordas, S
    Papadatos, F
    Patel, Z
    Nuesca, G
    Eisenbraun, E
    Gusev, E
    Kaloyeros, A
    SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY, 2002, 716 : 183 - 188
  • [34] BT degradation, the new threat to ultra-thin gate oxide
    Kubota, T
    Makabe, M
    NEC RESEARCH & DEVELOPMENT, 2001, 42 (01): : 37 - 42
  • [35] PLASMA-INDUCED TRANSCONDUCTANCE DEGRADATION OF NMOSFET WITH THIN GATE OXIDE
    ERIGUCHI, K
    ARAI, M
    URAOKA, Y
    KUBOTA, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (03) : 261 - 266
  • [36] Novel degradation model of MOSFET thin gate oxide induced by VUV photons during high density plasma oxide deposition
    Kim, Moojin
    Lee, Jeongyun
    Kim, Dongkwon
    Min, Gyungjin
    SURFACE & COATINGS TECHNOLOGY, 2013, 228 : S511 - S515
  • [37] OPTIMIZATION OF ULTRATHIN GATE OXIDE IN A SILO/RTN ISOLATION PROCESS FOR ADVANCED ULSI - INTRODUCING A NEW CONCEPT OF SURFACE GETTERING
    DELEONIBUS, S
    MARTIN, F
    BLANCHARD, B
    ERMOLIEFF, A
    PAPON, AM
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1994, 141 (10) : 2811 - 2820
  • [38] A detailed analysis of CMOS SRAM's with gate oxide short defects
    Segura, J
    Rubio, A
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (10) : 1543 - 1550
  • [39] Analysis of Affecting Factors in Neutron Interactions with Gate Oxide in CMOS Transistors
    Chen, C-Z
    Hu, David Y.
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [40] ESD INDUCED GATE OXIDE DAMAGE DURING WAFER FABRICATION PROCESS
    KIM, SU
    JOURNAL OF ELECTROSTATICS, 1993, 31 (2-3) : 323 - 337