Analysis of thin gate oxide degradation during fabrication of advanced CMOS ULSI circuits

被引:10
|
作者
Kim, SU [1 ]
机构
[1] SEMATECH, Strateg Technol, Austin, TX 78741 USA
关键词
Number:; -; Acronym:; TEM; Sponsor: Työ- ja Elinkeinoministeriö;
D O I
10.1109/16.661235
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The electrical characteristics uniquely associated with the thin gate oxide degradation of the advanced CMOS technology in manufacturing were determined for the first time. They were different from Fowler-Nordheim (F-N) stress, and therefore, cannot be simulated by the F-N stress, The p(+) thin gate oxides were found to be inherently more susceptible to gate oxide degradation than the n(+) gate oxides. The p(+) oxide degradation is caused by a combination of the process-induced defect and plasma charging, The nature of the defect and its formation were identified by electrical and physical analysis. The defect formation was modeled. The p-channel gate oxide degradation will be worse with gate oxide scaling, and may limit the device scaling.
引用
收藏
页码:731 / 736
页数:6
相关论文
共 50 条
  • [21] POST-POLYSILICON GATE-PROCESS-INDUCED DEGRADATION ON THIN GATE OXIDE
    LAI, CS
    LEI, TF
    LEE, CL
    CHAO, TS
    IEEE ELECTRON DEVICE LETTERS, 1995, 16 (11) : 470 - 472
  • [22] Impacts of HF etching on ultra-thin core gate oxide integrity in dual gate oxide CMOS technology
    Lee, DY
    Lin, HC
    Chen, CL
    Huang, TY
    Wang, TH
    Lee, TL
    Chen, SC
    Liang, MS
    2003 8TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2003, : 77 - 80
  • [23] Improvement of gate disturb degradation in SONOS FETs for Vth mismatch compensation in CMOS analog circuits
    Suzuki, Masamichi
    Kinoshita, Atsuhiro
    Mitani, Yuichiro
    2013 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2013, : 195 - 198
  • [24] Effects of Fe Contamination on the Reliability of Gate Oxide Integrity in Advanced CMOS Technology
    Wang, Fan
    Fang, Minghai
    Yu, Peng
    Zhou, Wenbin
    Cao, Kaiwei
    Xie, Zhen
    Liu, Xiangze
    Yan, Feng
    Ji, Xiaoli
    ELECTRONICS, 2024, 13 (12)
  • [25] Characterization of plasma damage in plasma nitrided gate dielectrics for advanced CMOS dual gate oxide process
    Chen, CC
    Yu, MC
    Cheng, JY
    Wang, MF
    Lee, TL
    Chen, SC
    Yu, CH
    Liang, MS
    Chen, CH
    Yang, CW
    Fang, YK
    2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 41 - 44
  • [26] Implementation of nanoscale double-gate CMOS circuits using compact advanced transport models
    Cheralathan, Muthupandian
    Contreras, Esteban
    Alvarado, Joaquin
    Cerdeira, Antonio
    Iannaccone, Giuseppe
    Sangiorgi, Enrico
    Iniguez, Benjamin
    MICROELECTRONICS JOURNAL, 2013, 44 (02) : 80 - 85
  • [27] Physical models of ultra-thin oxide reliability and implications for CMOS circuits
    Stathis, JH
    SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 458 - 464
  • [28] Hot-carrier reliability of ultra-thin gate oxide CMOS
    Momose, HS
    Nakamura, S
    Ohguro, T
    Yoshitomi, T
    Morifuji, E
    Morimoto, T
    Katsumata, Y
    Iwai, H
    SOLID-STATE ELECTRONICS, 2000, 44 (11) : 2035 - 2044
  • [29] Physical and predictive models of ultra thin oxide reliability in CMOS devices and circuits
    Stathis, JH
    39TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM 2001, 2001, : 132 - 149
  • [30] Thermal budget for fabricating a dual gate deep-submicron CMOS with thin pure gate oxide
    Suzuki, K
    Satoh, S
    Aoyama, T
    Namura, I
    Inoue, F
    Kataoka, Y
    Tada, Y
    Sugii, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1996, 35 (2B): : 1496 - 1502