Physical and predictive models of ultra thin oxide reliability in CMOS devices and circuits

被引:82
|
作者
Stathis, JH [1 ]
机构
[1] IBM Corp, Div Res, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
关键词
D O I
10.1109/RELPHY.2001.922893
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The microelectronics industry owes its considerable success largely to the existence of the thermal oxide of silicon. However, recently there is concern that the reliability of ultra-thin dielectrics will limit further scaling to slightly thinner than 2nm. This paper will review the physics and statistics of dielectric wearout and breakdown in ultra thin SiO2-based gate dielectrics. Electrons or holes tunneling through the gate oxide generate defects until a critical density is reached and the oxide breaks down. The critical defect density is explained by the formation of a percolation path of defects across the oxide. Only < 1% of the these paths ultimately lead to destructive breakdown, and the microscopic nature of these defects is not known. The rate of defect generation decreases approximately exponentially with supply voltage, below a threshold voltage of about 5 V for hot electron induced hydrogen release. However, the tunnel current also increases exponentially with decreasing oxide thickness, leading to a decreasing time-to-breakdown and a diminishing margin for reliability as device dimensions are scaled. Estimating the reliability of the dielectric requires an extrapolation from the measurement conditions (e.g. higher voltage) to operation conditions. Because of the diminished reliability margin, it has become imperative to try to reduce the error in this extrapolation. Long term(>1 year) stress experiments are now being used to measure the wearout and breakdown of ultra thin (a nm) dielectric films as close as possible to operating conditions. These measurements have revealed the details of the voltage dependence of the defect generation rate and critical defect density, allowing better modeling of the voltage dependence of the time-to-breakdown. Such measurements are used to guide the technology development prior to the manufacturing stage. We then discuss the nature of the electrical conduction through a breakdown spot, and the effect of the oxide breakdown on device and circuit performance. In some cases an oxide breakdown does not lead to immediate circuit failure, so more research is needed in order to develop a quantitative methodology for predicting the reliability of circuits.
引用
收藏
页码:132 / 149
页数:18
相关论文
共 50 条
  • [1] Physical models of ultra-thin oxide reliability and implications for CMOS circuits
    Stathis, JH
    [J]. SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 458 - 464
  • [2] Reliability of ultra thin gate oxide CMOS devices: Design perspective
    Parthasarathy, C. R.
    Denais, M.
    Huard, V.
    Ribes, G.
    Vincent, E.
    Bravaix, A.
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 122 - +
  • [3] Reliability of ultra-thin oxides in CMOS circuits
    Stathis, JH
    Linder, BP
    Rodríguez, R
    Lombardo, S
    [J]. MICROELECTRONICS RELIABILITY, 2003, 43 (9-11) : 1353 - 1360
  • [4] Performance evaluation of ultra-thin gate-oxide CMOS circuits
    Marras, A
    De Munari, I
    Vescovi, D
    Ciampolini, P
    [J]. SOLID-STATE ELECTRONICS, 2004, 48 (04) : 551 - 559
  • [5] Hot-carrier reliability of ultra-thin gate oxide CMOS
    Momose, HS
    Nakamura, S
    Ohguro, T
    Yoshitomi, T
    Morifuji, E
    Morimoto, T
    Katsumata, Y
    Iwai, H
    [J]. SOLID-STATE ELECTRONICS, 2000, 44 (11) : 2035 - 2044
  • [6] PHYSICAL FAILURES AND FAULT MODELS OF CMOS CIRCUITS
    ALARIAN, SA
    AGRAWAL, DP
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (03): : 269 - 279
  • [7] Radio frequency reliability studies of CMOS RF integrated circuits for ultra-thin flexible packages
    Mitra, D.
    Hamidi, S. B.
    Roy, P.
    Biswas, C.
    Biswas, A.
    Dawn, D.
    [J]. ELECTRONICS LETTERS, 2020, 56 (06) : 280 - 282
  • [8] Improved Reliability of Rarely Switching CMOS Circuits in ULSI Devices
    Sofer, Sergey
    Livshits, Pavel
    Priel, Michael
    [J]. 2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2012, : 179 - 182
  • [9] Mobility and CMOS devices/circuits on sub-10nm (110) ultra thin body SOI
    Shang, HL
    Rubino, J
    Doris, B
    Topol, A
    Sleight, J
    Cai, J
    Chang, L
    Ott, JA
    Kedzierski, J
    Chan, K
    Shi, L
    Babich, K
    Newbury, J
    Sikorski, E
    To, BN
    Zhang, Y
    Guarini, KW
    Leong, M
    [J]. 2005 Symposium on VLSI Technology, Digest of Technical Papers, 2005, : 78 - 79
  • [10] Impact of ultra thin oxide breakdown on circuits
    Stathis, JH
    [J]. 2005 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2005, : 123 - 127