A 600MS/s, 5-bit pipelined analog-to-digital converter for serial-link applications

被引：19
|
作者：
Varzaghani, A [1 ]
Yang, CKK [1 ]
机构：
[1] Univ Calif Los Angeles, Los Angeles, CA USA
来源：
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2004年
关键词：
analog-to-digital converter; signal-to-noise ratio; pipeline; resolution; effective number of bits; CMOS;
D O I：
10.1109/VLSIC.2004.1346585
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Design of a high-speed low-to-medium resolution analog-to-digital converter with closed-loop pipeline structure has been investigated. We demonstrate a single-path 60OMS/s, 5bit ADC. It is optimally designed to meet the requirements of a serial-link receiver. For high input-bandwidth, total inputcapacitance is only 170fF. At high frequencies, to improve resolution beyond the amplifier-settling limit, the reference voltage of each pipeline-stage is digitally tuned. The chip is fabricated in 0.18mum. CMOS technology and consumes 70mW at 1.8V power-supply.
引用
收藏
页码：276 / 279
页数：4
相关论文
共 50 条
  • [1] A PIPELINED 5-MSAMPLE/S 9-BIT ANALOG-TO-DIGITAL CONVERTER
    LEWIS, SH
    GRAY, PR
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) : 954 - 961
  • [2] A 14-bit 50-MS/s Pipelined Analog-to-Digital Converter with Digital Error Calibration
    Piatak, Ivan
    Pilipko, Mikhail
    Morozov, Dmitry
    2015 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON), 2015,
  • [3] A 52.6 mW 10-bit, 100 MS/s Pipelined CMOS Analog-To-Digital Converter
    Meganathan, D.
    Moorthi, S.
    Sukumaran, Amrith
    Babu, M. M. Dinesh
    Perinbam, J. Raja Paul
    JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (02) : 208 - 227
  • [4] A 6-bit 500-Ms/s digital self-calibrated pipelined analog-to-digital converter
    Chen, YH
    Lee, TC
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 98 - 101
  • [5] A 16 Bit 125 MS/s Pipelined Analog-to-Digital Converter with a Digital Foreground Calibration Based on Capacitor Reuse
    Zhang, Zhenwei
    Hu, Yizhe
    Lang, Lili
    Dong, Yemin
    ELECTRONICS, 2024, 13 (08)
  • [6] A 10-bit, 500 MS/s, analog-to-digital converter
    Sheng, NH
    Yu, R
    Chang, C
    Cheng, K
    Gutierrez, G
    van der Wagt, P
    Chang, MF
    Rode, J
    Nary, K
    Nubling, R
    1999 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-4, 1999, : 197 - 200
  • [7] 5-bit 12.5 Gsamples/s Analog-to-Digital Converter for a Digital Receiver in a Synchronous Optical QPSK Transmission System
    Adamczyk, O.
    Noe, R.
    2008 DIGEST OF THE LEOS SUMMER TOPICAL MEETINGS, 2008, : 119 - 120
  • [8] A 12-bit 1-Msample/s Pipelined Analog-to-Digital Converter
    Yadav, Ashutosh
    Tripathi, Rahul Kumar
    Srivastava, Rajesh Kumar
    Rana, Parveen
    Jatana, H. S.
    Roy, J. N.
    JOURNAL OF SPACECRAFT TECHNOLOGY, 2009, 19 (01): : 9 - 17
  • [9] A 1.5 bit/s Pipelined Analog-to-Digital Converter Design with Independency of Capacitor Mismatch
    李丹
    戎蒙恬
    毛军发
    Journal of Shanghai Jiaotong University, 2007, (04) : 497 - 500
  • [10] A 10-bit 60-MS/s low-power CMOS pipelined analog-to-digital converter
    Lu, Chi-Chang
    Lee, Tsung-Sum
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (08) : 658 - 662
12345