Predictive High Frequency Effects of Substrate Coupling in 3D Integrated Circuits Stacking.

被引：0
|
作者：
Eid, E. [1 ]
Lacrevaz, T. [1 ]
de Rivaz, S. [1 ]
Bermond, C. [1 ]
Flechet, B. [1 ]
Calmon, F. [2 ]
Gontrand, C. [2 ]
Farcy, A. [3 ]
Cadix, L. [1 ,3 ]
Ancey, P. [3 ]
机构：
[1] Univ Savoie, IMEP LAHC, UMR CNRS 5130, F-73376 Le Bourget Du Lac, France
[2] Inst Nanotechnol Lyon, UMR CNRS 5270, INSA, F-69621 Villeurbanne, France
[3] STMicroelect, F-38926 Crolles, France
来源：
2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION | 2009年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In 3D integrated circuits, substrate coupling effects due to propagation of High Frequency (HF) parasitic signals are carried by Through Silicon Vias (TSV). These electrical coupling leads to several impacts on performance of 3D circuits. In this paper, predictive HF electrical simulations are achieved by full wave analysis in order to make obvious the coupling effect due to TSN's presence. Solutions to reduce substrate coupling are proposed and discussed.
引用
收藏
页码：288 / +
页数：2
相关论文
共 50 条
  • [31] Evaluation of isolation structures against high-frequency substrate coupling in analog/mixed-signal integrated circuits
    Kosaka, Daisuke
    Nagata, Makoto
    Murasaka, Yoshitaka
    Iwata, Atsushi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (02) : 380 - 387
  • [32] Design Space Exploration for 3D Integrated Circuits
    Xie, Yuan
    Ma, Yuchun
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2309 - +
  • [33] Modeling and simulation opportunities for 3D integrated circuits
    Bloomfield, MO
    Prasad, V
    Iverson, RB
    Lu, J
    Maniatty, AM
    Le Coz, YL
    Cale, TS
    ADVANCED METALLIZATION CONFERENCE 2001 (AMC 2001), 2001, : 411 - 415
  • [34] A Test Integration Methodology for 3D Integrated Circuits
    Chou, Che-Wei
    Li, Jin-Fu
    Chen, Ji-Jan
    Kwai, Ding-Ming
    Chou, Yung-Fa
    Wu, Cheng-Wen
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 377 - 382
  • [35] 3D Integrated Circuits Layout Optimization Game
    Grzesiak-Kopec, Katarzyna
    Nowak, Leszek
    Ogorzalek, Maciej
    ARTIFICIAL INTELLIGENCE AND SOFT COMPUTING, ICAISC 2017, PT II, 2017, 10246 : 444 - 453
  • [36] Optomec Launches 3D Printer for Integrated Circuits
    不详
    MANUFACTURING ENGINEERING, 2021, 166 (05): : 31 - 31
  • [37] Loopback Test for 3D Stacked Integrated Circuits
    Huang, Yu-Jung
    Liu, Yan-Cen
    Fu, Shen-Li
    2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 23 - 26
  • [38] 3D Printed Flexible Integrated LC Circuits
    Bao, C.
    Kiml, W. S.
    2019 IEEE INTERNATIONAL FLEXIBLE ELECTRONICS TECHNOLOGY CONFERENCE (IEEE IFETC 2019), 2019,
  • [39] Adaptive Clock Distribution for 3D Integrated Circuits
    Chen, Xi
    Davis, W. Rhett
    Franzon, Paul D.
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 91 - 94
  • [40] Building 3D integrated circuits with electronics and photonics
    Xiang, Chao
    Bowers, John E.
    NATURE ELECTRONICS, 2024, 7 (06): : 422 - 424
12345