Predictive High Frequency Effects of Substrate Coupling in 3D Integrated Circuits Stacking.

被引：0

作者：

Eid, E. ^{[1
]}

Lacrevaz, T. ^{[1
]}

de Rivaz, S. ^{[1
]}

Bermond, C. ^{[1
]}

Flechet, B. ^{[1
]}

Calmon, F. ^{[2
]}

Gontrand, C. ^{[2
]}

Farcy, A. ^{[3
]}

Cadix, L. ^{[1
,3
]}

Ancey, P. ^{[3
]}

机构：

[1] Univ Savoie, IMEP LAHC, UMR CNRS 5130, F-73376 Le Bourget Du Lac, France

[2] Inst Nanotechnol Lyon, UMR CNRS 5270, INSA, F-69621 Villeurbanne, France

[3] STMicroelect, F-38926 Crolles, France

来源：

2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION | 2009年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In 3D integrated circuits, substrate coupling effects due to propagation of High Frequency (HF) parasitic signals are carried by Through Silicon Vias (TSV). These electrical coupling leads to several impacts on performance of 3D circuits. In this paper, predictive HF electrical simulations are achieved by full wave analysis in order to make obvious the coupling effect due to TSN's presence. Solutions to reduce substrate coupling are proposed and discussed.

引用

页码：288 / +

页数：2

共 50 条

[1] Characterization and modeling of RF substrate coupling effects in 3D integrated circuit stacking
Eid, E.
Lacrevaz, T.
Bermond, C.
Capraro, S.
Roullard, J.
Flechet, B.
Cadix, L.
Farcy, A.
Ancey, P.
Calmon, F.
Valorge, O.
Leduc, P.
MICROELECTRONIC ENGINEERING, 2011, 88 (05) : 729 - 733
[2] RF characterization of substrate coupling between TSV and MOS transistors in 3D integrated circuits
Brocard, M.
Bermond, C.
Lacrevaz, T.
Farcy, A.
Le Maitre, P.
Scheer, P.
Leduc, P.
Cheramy, S.
Flechet, B.
2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
[3] High Frequency Characterization and Modeling of High Density TSV in 3D Integrated Circuits
Bermond, C.
Cadix, L.
Farcy, A.
Lacrevaz, T.
Leduc, P.
Flechet, B.
2009 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, 2009, : 25 - +
[4] RF characterization of the substrate coupling noise between TSV and active devices in 3D integrated circuits
Bermond, C.
Brocard, M.
Lacrevaz, T.
Farcy, A.
Le Maitre, P.
Leduc, P.
Ben Jamaa, H.
Cheramy, S.
Sillon, N.
Flechet, B.
MICROELECTRONIC ENGINEERING, 2014, 130 : 74 - 81
[5] A reconfigurable test method based on LFSR for 3D stacking integrated circuits
Tian, Chen
Lu, Jianyong
Jun, Liu
Liang, Huaguo
Lu, Yingchun
Yi, Maoxiang
INTEGRATION-THE VLSI JOURNAL, 2022, 87 : 82 - 89
[6] Frequency and Time Domain Characterization of Substrate Coupling Effects in 3D Integration Stack
Eid, E.
Lacrevaz, T.
Bermond, E.
Capraro, S.
Roullard, J.
Flechet, B.
Cadix, L.
Farcy, A.
Ancey, P.
Calmon, F.
Valorge, O.
Leduc, P.
PROCEEDINGS OF THE 2010 34TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT 2010), 2011,
[7] Radiation Effects in 3D Integrated SOI SRAM Circuits
Gouker, Pascale M.
Tyrrell, Brian
D'Onofrio, Richard
Wyatt, Peter
Soares, Tony
Hu, Weilin
Chen, Chenson
Schwank, James R.
Shaneyfelt, Marty R.
Blackmore, Ewart W.
Delikat, Kelly
Nelson, Marty
McMarr, Patrick
Hughes, Harold
Ahlbin, Jonathan R.
Weeden-Wright, Stephanie
Schrimpf, Ron
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (06) : 2845 - 2854
[8] Modeling of 3-D planar conducting structures on lossy silicon substrate in high frequency integrated circuits
Zheng, J
Li, JP
Weisshaar, A
2001 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2001, : 1265 - 1268
[9] An Overview of 3D Integrated Circuits
Kumar, Vachan
Naeemi, Azad
2017 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION FOR RF, MICROWAVE, AND TERAHERTZ APPLICATIONS (NEMO), 2017, : 311 - 313
[10] Monolithic 3D integrated circuits
Wong, Simon
El-Gamal, Abbas
Griffin, Peter
Nishi, Yoshio
Pease, Fabian
Plummer, James
2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 66 - +

← 1 2 3 4 5 →