A domain specific reconfigurable Viterbi fabric for system-on-chip applications

被引：0
|
作者：
Zhan, Cheng [1 ]
Arslan, Tughrul [1 ]
Khawam, Sami [1 ]
Lindsay, Iain [1 ]
机构：
[1] Univ Edinburgh, Sch Electron & Engn, Edinburgh EH9 3JL, Midlothian, Scotland
来源：
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2005年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A novel embedded dynamically reconfigurable fabric for implementing the Viterbi algorithm in a System-on-Chip device is presented in this paper. The proposed reconfigurable fabric can support Viterbi implementations for different standards, such as GSM, IS-95, CDMA and Wireless LAN. Our results illustrate that the proposed architecture has superior power consumption and throughput characteristics and it is demonstrated a 80% reduction in power consumption over generic field programmable gate array (FPGA) and 40 times improvement in throughput over digital signal processor (DSP), respectively. Thus, the reconfigurable system-on-chip platform based on this kind of domain specific reconfigurable fabrics is an efficient solution for the high-performance portable communication systems.
引用
收藏
页码：916 / 919
页数：4
相关论文
共 50 条
  • [21] Programmable parallel coprocessor architectures for reconfigurable system-on-chip
    Williams, J
    Bergmann, N
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 193 - 200
  • [22] Signal processing using Reconfigurable System-on-Chip Platforms
    Dandalis, A
    Prasanna, VK
    ERSA 2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2001, : 36 - 42
  • [23] VPN acceleration using reconfigurable System-on-Chip technology
    Wee, C. M.
    Sutton, P. R.
    Bergmann, N. W.
    Williams, J. A.
    FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 281 - +
  • [24] Architecture of the reconfigurable ultrasonic system-on-chip hardware platform
    Gilliland, Spenser
    Govindan, Pramod
    Saniie, Jafar
    IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (04) : 301 - 308
  • [25] System-on-chip test scheduling with reconfigurable core wrappers
    Larsson, E
    Fujiwara, H
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (03) : 305 - 309
  • [26] Non-Rectangular Reconfigurable Cores for System-on-Chip
    Alves, Pedro
    Ferreira, Joao Canas
    VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
  • [27] RtrASSoc - An adaptable superscalar reconfigurable system-on-chip the simulator
    Silva, JL
    Costa, RM
    Jorge, GHR
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 196 - 200
  • [28] Multi stream cipher architecture for reconfigurable system-on-chip
    Wee, C. M.
    Sutton, P. R.
    Bergmann, N. W.
    Williams, J. A.
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 769 - 772
  • [29] Imaging system-on-chip: Design and applications
    El Gamal, A
    2003 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2003, : 690 - 691
  • [30] A 61 μA/MHz Reconfigurable Application-Specific Processor and System-on-Chip for Internet-of-Things
    Huan, Yuxiang
    Ma, Ning
    Blixt, Stefan
    Zou, Zhuo
    Zheng, Lirong
    2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 235 - 239
12345