Non-Rectangular Reconfigurable Cores for System-on-Chip

被引:0
|
作者
Alves, Pedro [1 ,2 ]
Ferreira, Joao Canas
机构
[1] Univ Porto, Fac Engn, DEEC, Oporto, Portugal
[2] Univ Porto, Fac Engn, INESC Porto, Oporto, Portugal
来源
VLSI CIRCUITS AND SYSTEMS IV | 2009年 / 7363卷
关键词
Non-rectangular core; reconfigurable circuits; embedded FPGA; core generator;
D O I
10.1117/12.823269
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Non-rectangular cores of standard-cell-based reconfigurable logic can be used to fill space left on System-on-Chips, thereby providing the system with hardware reconfigurability. The proposed architecture for a non-rectangular reconfigurable core is based on a fixed set of blocks that implement logic functions, interconnections and configurable switching. The basic blocks connect by abutment to form clusters and clusters abut to form a complete reconfigurable core. A software tool was created to generate a gate-level netlist and the floorplan data of the reconfigurable logic core together with a basic testbench. Cores with non-rectangular shapes were created using 90 nm and 45 nm standard-cell technologies and validated by simulation. The results demonstrate the feasibility of a flexible, technology-independent architecture for non-rectangular reconfigurable logic cores that can be physically implemented using a standard digital design flow.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Egret: a platform for reconfigurable system-on-chip
    Bergmann, NW
    Williams, JA
    [J]. MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 295 - 302
  • [2] Enabling technologies for reconfigurable system-on-chip
    Bergmann, NW
    [J]. 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 360 - 363
  • [3] A reconfigurable architecture for DSP system-on-chip
    Dung, LR
    Lee, YL
    Wu, CM
    [J]. CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 109 - 113
  • [4] On-chip communication architectures for reconfigurable system-on-chip
    Lee, AS
    Bergmann, NW
    [J]. 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 332 - 335
  • [5] On-chip interconnect schemes for reconfigurable system-on-chip
    Lee, AS
    Bergmann, NW
    [J]. MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 442 - 453
  • [6] Dynamic loading of peripherals on reconfigurable system-on-chip
    Lu, Y
    Bergmann, NW
    Williams, JA
    [J]. MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
  • [7] System Level Modeling of Dynamic Reconfigurable System-on-Chip
    Suvorova, Elena
    Matveeva, Nadezhda
    Rabin, Alexey
    Rozanov, Valentin
    [J]. PROCEEDINGS OF THE 17TH CONFERENCE OF OPEN INNOVATIONS ASSOCIATION FRUCT, 2015, : 222 - 229
  • [8] Dynamic loading of peripherals on reconfigurable system-on-chip
    Lu, Y
    Bergmann, NW
    [J]. FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 279 - 280
  • [9] Tuning Instruction Customisation for Reconfigurable System-on-Chip
    Ho, Chun Hok
    Luk, Wayne
    Szefer, Jakub M.
    Lee, Ruby B.
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 61 - +
  • [10] Reconfigurable System-On-Chip Design Using FPGA
    Muralikrishna, B.
    Madhumati, G. L.
    Khan, Habibulla
    Deepika, K. Gnana
    [J]. 2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,