Non-Rectangular Reconfigurable Cores for System-on-Chip

被引:0
|
作者
Alves, Pedro [1 ,2 ]
Ferreira, Joao Canas
机构
[1] Univ Porto, Fac Engn, DEEC, Oporto, Portugal
[2] Univ Porto, Fac Engn, INESC Porto, Oporto, Portugal
来源
VLSI CIRCUITS AND SYSTEMS IV | 2009年 / 7363卷
关键词
Non-rectangular core; reconfigurable circuits; embedded FPGA; core generator;
D O I
10.1117/12.823269
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Non-rectangular cores of standard-cell-based reconfigurable logic can be used to fill space left on System-on-Chips, thereby providing the system with hardware reconfigurability. The proposed architecture for a non-rectangular reconfigurable core is based on a fixed set of blocks that implement logic functions, interconnections and configurable switching. The basic blocks connect by abutment to form clusters and clusters abut to form a complete reconfigurable core. A software tool was created to generate a gate-level netlist and the floorplan data of the reconfigurable logic core together with a basic testbench. Cores with non-rectangular shapes were created using 90 nm and 45 nm standard-cell technologies and validated by simulation. The results demonstrate the feasibility of a flexible, technology-independent architecture for non-rectangular reconfigurable logic cores that can be physically implemented using a standard digital design flow.
引用
收藏
页数:12
相关论文
共 50 条
  • [31] Hardware support for real-time reconfigurable system-on-chip
    Waldeck, PJ
    Bergmann, NW
    [J]. MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 464 - 469
  • [32] A Reconfigurable System-on-Chip Architecture for Pico-Satellite Missions
    Vladimirova, Tanya
    Wu, Xiaofeng
    [J]. WOTUG-30: COMMUNICATING PROCESS ARCHITECTURES 2007, 2007, 65 : 493 - 502
  • [33] Performance Analysis of Reconfigurable Ultrasonic System-on-Chip Hardware Platform
    Govindan, Pramod
    Gilliland, Spenser
    Kasaeifard, Alireza
    Gonnot, Thomas
    Saniie, Jafar
    [J]. 2013 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2013, : 1550 - 1553
  • [34] Trigonometric computing embedded in a dynamically reconfigurable CORDIC system-on-chip
    Fons, Francisco
    Fons, Mariano
    Canto, Enrique
    Lopez, Mariano
    [J]. RECONFIGURABLE COMPUTING: ARCHITECTURES AND APPLICATIONS, 2006, 3985 : 122 - 127
  • [35] A reconfigurable computing processor core for multimedia system-on-chip applications
    Lai, Yeong-Kang
    Chen, Lien-Fei
    Chen, Jian-Chou
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3336 - 3342
  • [36] FPGA system-on-chip soft IP design: A reconfigurable DSP
    Martina, M
    Molino, A
    Vacca, F
    [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, : 196 - 199
  • [37] Transducers with non-rectangular elements
    Nikolov, Svetoslav Ivanov
    Jensen, Henrik
    Kling, Terry
    [J]. 2011 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2011, : 1981 - 1984
  • [38] Efficient field processing cores in an innovative protocol processor System-on-Chip
    Lykakis, G
    Mouratidis, N
    Vlachos, K
    Nikolaou, N
    Perissakis, S
    Sourdis, G
    Konstantoulakis, G
    Pnevmatikatos, D
    Reisis, D
    [J]. DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 14 - 19
  • [39] SoCWire: A Network-on-Chip approach for Reconfigurable System-on-Chip designs in space applications
    Osterloh, B.
    Michalik, H.
    Fiethe, B.
    Kotarowski, K.
    [J]. PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 51 - 56
  • [40] TEST STRATEGIES FOR EMBEDDED ADC CORES IN A SYSTEM-ON-CHIP, A CASE STUDY
    Novak, Franc
    Mrak, Peter
    Biasizzo, Anton
    [J]. COMPUTING AND INFORMATICS, 2012, 31 (02) : 411 - 426