Combinational verification based on high-level functional specifications

被引:1
|
作者
Goldberg, EI [1 ]
Kukimoto, Y [1 ]
Brayton, RK [1 ]
机构
[1] Cadence Berkeley Labs, Berkeley, CA 94704 USA
关键词
D O I
10.1109/DATE.1998.655950
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present a new combinational verification technique where the functional specification of a circuit under verification is utilized to simplify the verification task. The main idea is to assign to each primary input a general function, called a coordinate function, instead of a single variable function as in most BDD-based techniques. BDDs of intermediate nodes are then constructed based on these coordinate functions in a topological order from primary inputs to primary outputs. Coordinate functions depend on primary input variables and extra variables. Therefore combinational verification is performed not over the set of primary input variables but over the extended set of variables. Coordinate functions are chosen in such a way that in the process of computing intermediate functions the dependency on the primary input variables is gradually replaced with that on the extra variables, thereby making boolean functions associated with primary outputs simple functions only in terms of the extra variables. We show that such a smart choice of coordinate functions is possible with the help of the high level functional specification of the circuit.
引用
收藏
页码:803 / 808
页数:6
相关论文
共 50 条
  • [1] Debugging HDL Designs Based on Functional Equivalences with High-Level Specifications
    Finder, Alexander
    Witte, Jan-Philipp
    Fey, Goerschwin
    PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 60 - 65
  • [2] AUTOMATED HIGH-LEVEL VERIFICATION AGAINST CLOCKED ALGORITHMIC SPECIFICATIONS
    CORELLA, F
    COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS, 1993, 32 : 147 - 154
  • [3] IMPLEMENTING HIGH-LEVEL IDENTIFICATION SPECIFICATIONS
    POETZSCHHEFFTER, A
    LECTURE NOTES IN COMPUTER SCIENCE, 1992, 641 : 59 - 65
  • [4] Functional Equivalence Verification Tools in High-Level Synthesis Flows
    Mathur, Anmol
    Clarke, Edmund
    Fujita, Masahiro
    Urard, Pascal
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (04): : 88 - 95
  • [5] A compositional model for the functional verification of high-level synthesis results
    Borrione, D
    Dushina, J
    Pierre, L
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (05) : 526 - 530
  • [6] Identifying high-level components in combinational circuits
    Doom, T
    White, J
    Wojcik, A
    Chisholm, G
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 313 - 318
  • [7] Constraint-based deadlock checking of high-level specifications
    Hallerstede, Stefan
    Leuschel, Michael
    THEORY AND PRACTICE OF LOGIC PROGRAMMING, 2011, 11 : 767 - 782
  • [8] SIMULATION-BASED VERIFICATION FOR HIGH-LEVEL SYNTHESIS
    ERNST, R
    BHASKER, J
    IEEE DESIGN & TEST OF COMPUTERS, 1991, 8 (01): : 14 - 20
  • [9] FUNCTIONAL REQUIREMENT SPECIFICATIONS OF ELECTRONIC DEVICES FOR VERY HIGH-LEVEL QUADRIPLEGIC PATIENTS
    YOUDIN, M
    REICH, T
    DICKEY, R
    ARCHIVES OF PHYSICAL MEDICINE AND REHABILITATION, 1979, 60 (04): : 186 - 186
  • [10] High-level specifications: Lessons from industry
    Batson, B
    Lamport, L
    FORMAL METHODS FOR COMPONENTS AND OBJECTS, 2003, 2852 : 242 - 261