共 50 条
- [1] Debugging HDL Designs Based on Functional Equivalences with High-Level Specifications PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 60 - 65
- [2] AUTOMATED HIGH-LEVEL VERIFICATION AGAINST CLOCKED ALGORITHMIC SPECIFICATIONS COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS, 1993, 32 : 147 - 154
- [4] Functional Equivalence Verification Tools in High-Level Synthesis Flows IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (04): : 88 - 95
- [6] Identifying high-level components in combinational circuits PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 313 - 318
- [8] SIMULATION-BASED VERIFICATION FOR HIGH-LEVEL SYNTHESIS IEEE DESIGN & TEST OF COMPUTERS, 1991, 8 (01): : 14 - 20
- [9] FUNCTIONAL REQUIREMENT SPECIFICATIONS OF ELECTRONIC DEVICES FOR VERY HIGH-LEVEL QUADRIPLEGIC PATIENTS ARCHIVES OF PHYSICAL MEDICINE AND REHABILITATION, 1979, 60 (04): : 186 - 186
- [10] High-level specifications: Lessons from industry FORMAL METHODS FOR COMPONENTS AND OBJECTS, 2003, 2852 : 242 - 261