Device design methodology and reliability strategy for deep sub-micron technology

被引：0
|
作者：
Divakaruni, R [1 ]
El-Kareh, B [1 ]
Tonti, WR [1 ]
机构：
[1] IBM Microelect, Essex Junction, VT USA
来源：
1997 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT | 1997年
关键词：
D O I：
10.1109/IRWS.1997.660315
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This tutorial will discuss device and process optimization techniques that may be employed in the design of present state of the art bulk silicon DRAM technology. MOSFET performance and reliability issues are contrasted.
引用
收藏
页码：147 / 152
页数：6
相关论文
共 50 条
  • [21] A repeater optimization methodology for deep sub-micron, high performance processors
    Li, D
    Pua, A
    Srivastava, P
    Ko, U
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 726 - 731
  • [22] A REVIEW OF SUB-MICRON DEVICE MODELING
    CHATTERJEE, PK
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1981, 128 (03) : C100 - C100
  • [23] MICRON AND SUB-MICRON LITHOGRAPHY FOR VLSI DEVICE FABRICATION
    VARNELL, GL
    SCANNING ELECTRON MICROSCOPY, 1981, : 343 - 350
  • [24] Reliability versus yield and die location in deep sub-micron VLSI
    Riordan, W
    Miller, R
    Hicks, J
    ISSM 2000: NINTH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, PROCEEDINGS, 2000, : 207 - 210
  • [25] Future challenges of deep sub-micron processor design.
    McDermott, M
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 154 - 154
  • [26] Deep sub-micron ESD GGNMOS layout design and optimization
    Jun, Shi
    2018 ASIA CONFERENCE ON MECHANICAL ENGINEERING AND AEROSPACE ENGINEERING (MEAE 2018), 2018, 198
  • [27] Robust design of deep sub-micron CMOS wireless SoC
    Hamada, Mototsugu
    Itoh, Nobuyuki
    2008 IEEE RADIO AND WIRELESS SYMPOSIUM, VOLS 1 AND 2, 2008, : 61 - 64
  • [28] Jitter in deep sub-micron interconnect
    Jang, JW
    Xu, S
    Burleson, W
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 84 - 89
  • [29] Deep sub-micron chip development
    Ikeda, Hirokazu
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2006, 569 (01): : 98 - 101
  • [30] A tunneling model for gate oxide failure in deep sub-micron technology
    Bernardini, S
    Portal, JM
    Masson, P
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1404 - 1405
12345