Device design methodology and reliability strategy for deep sub-micron technology

被引:0
|
作者
Divakaruni, R [1 ]
El-Kareh, B [1 ]
Tonti, WR [1 ]
机构
[1] IBM Microelect, Essex Junction, VT USA
关键词
D O I
10.1109/IRWS.1997.660315
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This tutorial will discuss device and process optimization techniques that may be employed in the design of present state of the art bulk silicon DRAM technology. MOSFET performance and reliability issues are contrasted.
引用
收藏
页码:147 / 152
页数:6
相关论文
共 50 条
  • [41] Deep sub-micron stud-via technology for superconductor VLSI circuits
    Tolpygo, Sergey K.
    Bolkhovsky, V.
    Weir, T.
    Johnson, L. M.
    Oliver, W. D.
    Gouker, M. A.
    11TH EUROPEAN CONFERENCE ON APPLIED SUPERCONDUCTIVITY (EUCAS2013), PTS 1-4, 2014, 507
  • [42] Deep sub-micron signal integrity challenge
    Kirkpatrick, Desmond A.
    Proceedings of the International Symposium on Physical Design, 1999, : 4 - 7
  • [43] SUB-MICRON RESOLUTION DEEP UV PHOTOLITHOGRAPHY
    VOSHCHENKOV, AM
    HERRMANN, H
    ELECTRONICS LETTERS, 1981, 17 (02) : 61 - 62
  • [44] Deep sub-micron stud-via technology of superconductor VLSI circuits
    Tolpygo, Sergey K.
    Bolkhovsky, V.
    Weir, T.
    Johnson, L. M.
    Oliver, W. D.
    Gouker, M. A.
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2014, 27 (02):
  • [45] Reliability and design qualification of a sub-micron Tungsten silicide E-fuse
    Tonti, WR
    Fifield, JA
    Higgins, J
    Guthrie, WH
    Berry, W
    Narayan, C
    2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 152 - 156
  • [46] Deep sub-micron bus invert coding
    Lindkvist, T
    Löfvenberg, J
    Gustafsson, O
    NORSIG 2004: PROCEEDINGS OF THE 6TH NORDIC SIGNAL PROCESSING SYMPOSIUM, 2004, 46 : 133 - 136
  • [47] Implementation of Digital Circuits at Deep Sub-Micron Level Using FinFET Technology
    Pandit, Sanika
    Adurkar, Khushboo D.
    Gaikwad, Sonali
    Bendre, Varsha
    2018 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA), 2018,
  • [48] Deep sub-micron gate diamond MISFETs
    Matsudaira, H
    Takuya, A
    Umezawa, H
    Miyamoto, S
    Ishizaka, H
    Tachiki, M
    Kawarada, H
    DIAMOND AND RELATED MATERIALS, 2003, 12 (10-11) : 1814 - 1818
  • [49] Systematic defects in deep sub-micron technologies
    Kruseman, B
    Majhi, A
    Hora, C
    Eichenberger, S
    Meirlevede, J
    INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 290 - 299
  • [50] Product specific sub-micron E-fuse reliability and design qualification
    Tonti, WR
    Fifield, JA
    Higgins, J
    Guthrie, WH
    Berry, W
    Narayan, C
    2003 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP - FINAL REPORT, 2003, : 36 - 40