A VLSI architecture for arithmetic coding of multilevel images

被引：12

作者：

Boo, M ^{[1
]}

Bruguera, JD ^{[1
]}

Lang, T ^{[1
]}

机构：

[1] Univ Calif Irvine, Dept Elect & Comp Engn, Irvine, CA 92664 USA

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 1998年 / 45卷 / 01期

关键词：

arithmetic coding; redundant representation; VLSI architecture;

D O I：

10.1109/82.659470

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We describe a VLSI architecture of an arithmetic coder for a multilevel alphabet (256 symbols) that includes the storing and updating of probabilities, the updating of the interval, and the correction of the codeword, The architecture is based on the utilization of redundant arithmetic, and the development of new schemes for storing and updating the cumulative probabilities and updating the range and left point of the current interval. The proposed implementation is compared with one that does not include these improvements, and is shown to result in a significantly lower complexity and shorter cycle.

引用

页码：163 / 168

页数：6

共 50 条

[21] High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding(CABAC) decoding
Kai HUANG
De MA
Rong-jie YAN
Hai-tong GE
Xiao-lang YAN
Frontiers of Information Technology & Electronic Engineering, 2013, (06) : 449 - 463
[22] VLSI ARCHITECTURE FOR HDTV SUBBAND CODING USING GQMFS FILTERBANKS
ALASMARI, AK
AHMED, RE
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1995, 41 (01) : 1 - 11
[23] High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding(CABAC) decoding
Kai HUANG
De MA
Rongjie YAN
Haitong GE
Xiaolang YAN
Journal of Zhejiang University-Science C(Computers & Electronics), 2013, 14 (06) : 449 - 463
[24] High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding (CABAC) decoding
Huang, Kai
Ma, De
Yan, Rong-jie
Ge, Hai-tong
Yan, Xiao-lang
JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS, 2013, 14 (06): : 449 - 463
[25] High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding (CABAC) decoding
Kai Huang
De Ma
Rong-jie Yan
Hai-tong Ge
Xiao-lang Yan
Journal of Zhejiang University SCIENCE C, 2013, 14 : 449 - 463
[26] VLSI architecture for quadtree-based fractal image coding
Lee, S
Omachi, S
Aso, H
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (4-5): : 141 - 146
[27] An efficient VLSI architecture for MC interpolation in AVC video coding
Lei, D
Wen, G
Hu, MZ
Zhou, JZ
ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 564 - 568
[28] Design of Low Power VLSI Architecture of Line Coding Schemes
Rajakumar, G.
Roobert, A. Andrew
WIRELESS PERSONAL COMMUNICATIONS, 2018, 99 (04) : 1455 - 1473
[29] Programmable analog VLSI architecture based upon event coding
Koickal, Thomas Jacob
Hamilton, Alister
Gouveia, Luiz C. P.
NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 554 - +
[30] Design of Low Power VLSI Architecture of Line Coding Schemes
G. Rajakumar
A. Andrew Roobert
Wireless Personal Communications, 2018, 99 : 1455 - 1473

← 1 2 3 4 5 →