A VLSI architecture for arithmetic coding of multilevel images

被引：12

作者：

Boo, M ^{[1
]}

Bruguera, JD ^{[1
]}

Lang, T ^{[1
]}

机构：

[1] Univ Calif Irvine, Dept Elect & Comp Engn, Irvine, CA 92664 USA

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 1998年 / 45卷 / 01期

关键词：

arithmetic coding; redundant representation; VLSI architecture;

D O I：

10.1109/82.659470

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We describe a VLSI architecture of an arithmetic coder for a multilevel alphabet (256 symbols) that includes the storing and updating of probabilities, the updating of the interval, and the correction of the codeword, The architecture is based on the utilization of redundant arithmetic, and the development of new schemes for storing and updating the cumulative probabilities and updating the range and left point of the current interval. The proposed implementation is compared with one that does not include these improvements, and is shown to result in a significantly lower complexity and shorter cycle.

引用

页码：163 / 168

页数：6

共 50 条

[31] VLSI architecture design of MPEG-4 shape coding
Chang, HC
Chang, YC
Wang, YC
Chao, WM
Chen, LG
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2002, 12 (09) : 741 - 751
[32] VLSI Implementation of Bit Serial Architecture based Multiplier in Floating Point Arithmetic
Shinde, Jitesh R.
Salankar, Suresh S.
2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 1672 - 1677
[33] A VLSI ARCHITECTURE FOR PERFORMING FINITE-FIELD ARITHMETIC WITH REDUCED TABLE LOOKUP
HSU, IS
TRUONG, TK
REED, IS
GLOVER, N
LINEAR ALGEBRA AND ITS APPLICATIONS, 1988, 98 : 249 - 262
[34] Design of reconfigurable VLSI architecture for hybrid arithmetic in GF(2m)
Zhang, CN
Li, H
COMPUTER JOURNAL, 2003, 46 (04): : 449 - 460
[35] Program Compression Based on Arithmetic Coding on Transport Triggered Architecture
Wei, Jizeng
Guo, Wei
Sun, Jizhou
Yao, Yongbin
2008 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS SYMPOSIA, PROCEEDINGS, 2008, : 126 - 131
[36] Arithmetic image coding/decoding architecture based on a cache memory
Osorio, RR
Boo, M
Bruguera, JD
24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 139 - 146
[37] A high-performance VLSI architecture for reconfigurable FIR using distributed arithmetic
Mohanty, Basant Kumar
Meher, Pramod Kumar
Singhal, Subodh Kumar
Swamy, M. N. S.
INTEGRATION-THE VLSI JOURNAL, 2016, 54 : 37 - 46
[38] Highly efficient arithmetic coding for Bi-level images
Matsushiro, Nobuhito
Asada, Osamu
Terebijon Gakkaishi/Journal of the Institute of Television Engineers of Japan, 1995, 49 (01):
[39] MINIMIZING EXCESS CODE LENGTH AND VLSI COMPLEXITY IN THE MULTIPLICATION FREE APPROXIMATION OF ARITHMETIC CODING
FEYGIN, G
GULAK, PG
CHOW, P
INFORMATION PROCESSING & MANAGEMENT, 1994, 30 (06) : 805 - 816
[40] PARALLEL ARCHITECTURE AND VLSI CIRCUITS FOR NUMERICAL SIGNAL AND IMAGES PROCESSING
GERBER, R
PRIVAT, G
ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1991, 46 (1-2): : 3 - 4

← 1 2 3 4 5 →