Controllability/observability measures for multiple-valued test generation based on D-algorithm

被引:5
|
作者
Kamiura, N [1 ]
Hata, Y [1 ]
Matsui, N [1 ]
机构
[1] Himeji Inst Technol, Dept Comp Engn, Himeji, Hyogo 6712201, Japan
关键词
D O I
10.1109/ISMVL.2000.848627
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper we propose controllability and observability measures to guide the D-algorithm for multiple-valued logic circuits. The former is determined in one forward transversal of the circuit, and used in determining the line where the consistency operation should proceed The latter is determined in one backward traversal, and used in executing the D-drive at the fanout point. Our measures are computed by simple recursive formulas, and the time required for computing them is relatively short. The experimental results show that our measures are helpful in reducing the number of times for backtracking.
引用
收藏
页码:245 / 250
页数:4
相关论文
共 50 条
  • [21] A DISTRIBUTIVE D-ALGORITHM FOR GENERATING THE TEST PATTERN FOR FAULTY COMBINATIONAL CIRCUIT
    LO, HY
    SU, CC
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 66 (01) : 35 - 42
  • [22] DESIGN FOR MULTIPLE-VALUED LOGIC GATES BASED ON MESFETS
    TRONT, JG
    GIVONE, DD
    IEEE TRANSACTIONS ON COMPUTERS, 1979, 28 (11) : 854 - 862
  • [23] Multiple-Valued Input Index Generation Functions: Optimization by Linear Transformation
    Sasao, Tsutomu
    2012 42ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2012, : 185 - 190
  • [24] Synthesis of multiple-valued arithmetic circuits using Evolutionary Graph Generation
    Natsui, M
    Aoki, T
    Higuchi, T
    31ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2001, : 253 - 258
  • [25] Multiple-Valued Index Generation Functions: Reduction of Variables by Linear Transformation
    Sasao, Tsutomu
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2013, 21 (5-6) : 541 - 559
  • [26] A heat quench algorithm for the minimization of multiple-valued programmable logic arrays
    Dueck, GW
    Butler, JT
    COMPUTERS & ELECTRICAL ENGINEERING, 1996, 22 (02) : 103 - 107
  • [27] On a Memory-Based Realization of Sparse Multiple-Valued Functions
    Sasao, Tsutomu
    2018 IEEE 48TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2018), 2018, : 50 - 55
  • [28] OPTIMIZATION OF MULTIPLE-VALUED LOGIC FUNCTIONS BASED ON PETRI NETS
    HAIDAR, AM
    MORISUE, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1994, E77A (10) : 1607 - 1616
  • [29] Associative Memories Based on Multiple-Valued Sparse Clustered Networks
    Jarollahi, Hooman
    Onizawa, Naoya
    Hanyu, Takahiro
    Gross, Warren J.
    2014 IEEE 44TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2014), 2014, : 208 - 213
  • [30] Holding Preserving in RTD-based Multiple-valued Quantizers
    Nunez, Juan
    Quintana, Jose M.
    Avedillo, Maria J.
    2007 7TH IEEE CONFERENCE ON NANOTECHNOLOGY, VOL 1-3, 2007, : 615 - +