Controllability/observability measures for multiple-valued test generation based on D-algorithm

被引:5
|
作者
Kamiura, N [1 ]
Hata, Y [1 ]
Matsui, N [1 ]
机构
[1] Himeji Inst Technol, Dept Comp Engn, Himeji, Hyogo 6712201, Japan
关键词
D O I
10.1109/ISMVL.2000.848627
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper we propose controllability and observability measures to guide the D-algorithm for multiple-valued logic circuits. The former is determined in one forward transversal of the circuit, and used in determining the line where the consistency operation should proceed The latter is determined in one backward traversal, and used in executing the D-drive at the fanout point. Our measures are computed by simple recursive formulas, and the time required for computing them is relatively short. The experimental results show that our measures are helpful in reducing the number of times for backtracking.
引用
收藏
页码:245 / 250
页数:4
相关论文
共 50 条
  • [41] Fault detection of multiple-valued logic circuits using testable measures and path sensitization
    Pan, ZL
    Chen, L
    ICEMI 2005: CONFERENCE PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL 8, 2005, : 334 - 337
  • [42] Combinational algorithm for set-sharp-product operation multiple-valued functions
    Yu, Qingjian
    Xu, Ge
    Zhao, Jiansen
    Huadong Gongxueyuan Xuebao, 1993, (01):
  • [43] Multiple-Valued Time-Based Architecture for Serial Communication Links
    Rashdan, Mostafa
    Haslett, James
    Maundy, Brent
    2012 42ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2012, : 1 - 6
  • [44] Design of AB~2 in Galois Fields Based on Multiple-Valued Logic
    Haixia Wu
    Long He
    Xiaoran Li
    Yilong Bai
    Minghao Zhang
    JournalofBeijingInstituteofTechnology, 2019, 28 (04) : 764 - 769
  • [45] Method for simulating digital maps based on discrete multiple-valued logic
    A. Yu. Bykovsky
    Bulletin of the Lebedev Physics Institute, 2013, 40 : 310 - 315
  • [46] On Design of Multiple-Valued Sequential Reversible Circuits for Nanotechnology Based Systems
    Mohammadi, Majid
    Eshghi, Mohammad
    Haghparast, Majid
    2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 877 - +
  • [47] A 8 bit conditional sum adder based on multiple-valued logic
    Qu, X.-N. (xiaonanqu@gmail.com), 1600, Beijing Institute of Technology (32):
  • [48] Multiple-valued T-gate based on multiple junction surface tunnel transistor
    Uemura, Tetsuya
    Baba, Toshio
    IEICE Transactions on Electronics, 2002, E85-C (07) : 1486 - 1490
  • [49] Neuron-MOS-Based Dynamic Circuits for Multiple-Valued Logic
    Hang, Guoqiang
    Yang, Yang
    Zhang, Danyan
    Li, Xiaohua
    2014 TENTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), 2014, : 166 - 170
  • [50] Fully source-coupled logic based multiple-valued VLSI
    Ike, T
    Hanyu, T
    Kameyama, M
    ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 270 - 275