共 50 条
- [41] Fault detection of multiple-valued logic circuits using testable measures and path sensitization ICEMI 2005: CONFERENCE PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL 8, 2005, : 334 - 337
- [42] Combinational algorithm for set-sharp-product operation multiple-valued functions Huadong Gongxueyuan Xuebao, 1993, (01):
- [43] Multiple-Valued Time-Based Architecture for Serial Communication Links 2012 42ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2012, : 1 - 6
- [45] Method for simulating digital maps based on discrete multiple-valued logic Bulletin of the Lebedev Physics Institute, 2013, 40 : 310 - 315
- [46] On Design of Multiple-Valued Sequential Reversible Circuits for Nanotechnology Based Systems 2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 877 - +
- [47] A 8 bit conditional sum adder based on multiple-valued logic Qu, X.-N. (xiaonanqu@gmail.com), 1600, Beijing Institute of Technology (32):
- [49] Neuron-MOS-Based Dynamic Circuits for Multiple-Valued Logic 2014 TENTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), 2014, : 166 - 170
- [50] Fully source-coupled logic based multiple-valued VLSI ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 270 - 275