Fully source-coupled logic based multiple-valued VLSI

被引：0
|
作者：
Ike, T [1 ]
Hanyu, T [1 ]
Kameyama, M [1 ]
机构：
[1] Tohoku Univ, Dept Comp & Math Sci, Grad Sch Informat Sci, Sendai, Miyagi 9808579, Japan
来源：
ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
A novel source-coupled logic (SCL) style using multiple-valued signals, called multiple-valued source-coupled logic (MVSCL), which operates with an input voltage swing of about 0.3V is proposed for high-speed and low-power VLSI systems. A multiple-valued comparator which is a key component, is realized by using differential-pair circuits (DPCs), so that its power dissipation can be greatly reduced while maintaining high-speed switching. Moreover, the current-source control allows steady current flow to cut off when the circuit is not active, thereby saving power dissipation. A 54x54-bit signed-digit multiplier based on MVSCL is designed in a 0.35-mum CMOS technology, and its performance is superior to both corresponding binary. static CMOS and multiple-valued current-mode (MVCM) implementation.
引用
收藏
页码：270 / 275
页数：6
相关论文
共 50 条
  • [1] Multiple-valued dynamic source-coupled logic
    Hanyu, T
    Mochizuki, A
    Kameyama, M
    [J]. 33RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2003, : 207 - 212
  • [2] Multiple-valued source-coupled logic VLSI based on adaptive threshold control and its applications
    Munirul, HM
    Kameyama, M
    [J]. 34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 328 - 333
  • [3] Architecture of a fine-grain field-programmable VLSI based on multiple-valued source-coupled logic
    Haque, MM
    Kameyama, M
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (11): : 1869 - 1875
  • [4] Implementation and evaluation of a fine-grain multiple-valued field programmable VLSI based on source-coupled logic
    Munirul, HM
    Hasegawa, T
    Kameyama, M
    [J]. 35TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2005, : 120 - 125
  • [5] Ultra-fine-grain field-programmable VLSI using multiple-valued source-coupled logic
    Munirul, HM
    Kameyama, M
    [J]. 34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 26 - 30
  • [6] Low-Power Multiple-Valued Source-Coupled Logic Circuits Using Dual-Supply Voltages for a Reconfigurable VLSI
    Bai, Xu
    Kameyama, Michitaka
    [J]. 2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013), 2013, : 164 - 169
  • [7] Design of a low-power multiple-valued integrated circuit based on dynamic source-coupled logic
    Mochizuki, A
    Hanyu, T
    Kameyama, M
    [J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2005, 11 (5-6) : 481 - 497
  • [8] Special Section on Multiple-Valued Logic and VLSI Computing
    Yuminaka, Yasushi
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2024, E107D (08) : 912 - 912
  • [9] Special Section on Multiple-Valued Logic and VLSI Computing
    Waho, Takao
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (09): : 2217 - 2217
  • [10] Universal VLSI based on a redundant multiple-valued sequential logic operation
    Ito, Tasuku
    Kameyama, Michitaka
    [J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2007, 13 (4-6) : 553 - 567
12345