HIGH PERFORMANCE RCA FOR VLSI DESIGN

被引:0
|
作者
Yuvaraj, S.
Murali, M. J.
Aravind, A. R. [1 ]
Kalapriyadharshini [1 ]
Pragith, S. [2 ]
机构
[1] Prince Shri Venkateshwara Padmavathy Engn Coll, Dept Elect & Commun Engn, Chennai, Tamil Nadu, India
[2] VIT, Dept Comp Sci & Engn, Vellore, Tamil Nadu, India
关键词
VLSI Design; low power VLSI Design; Digital logic System design; ALU; RCAs; FPGAs; BINARY; SCHEME; ADDERS;
D O I
10.9756/INTJECSE/V14I5.147
中图分类号
G76 [特殊教育];
学科分类号
040109 ;
摘要
In this Manuscript discuss the High-performance Ripple Carry Adders (RCAs) in digital logic circuits design with uses of Addition forms the basis for many processing operations, from ALUs to address generation to multiplication to filtering. As a result, adder circuits that add two binary numbers are of great interest to digital system designers. An extensive, almost endless, assortment of adder architectures serves different speed/power/area requirements. This section begins with half adders and full adders for single-bit addition. It then considers a of ripple carry adders (RCAs) for the addition of multibit words in digital logic design and systems. In this paper to discuss the RCAs performance of Synthesis RTL architecture namely SLICES, LUT and IOBs using Xilinx ISE Design Suite 12.2. In addition with Testing of RCAs 32, 64 bit adder's waveform generation using Mentor Graphics Tool Model Sim. And compare different digital words bit like 16, 32, and 64 bit in the performance of device area and timing analysis using Xilinx FPGA.
引用
收藏
页码:1468 / 1481
页数:14
相关论文
共 50 条
  • [31] Design and verification of high-speed VLSI physical design
    Zhou, D
    Li, RM
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2005, 20 (02) : 147 - 165
  • [32] High performance EBCOT algorithm and VLSI architecture
    Liu K.
    Li Y.-S.
    Guo J.
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2010, 37 (04): : 587 - 593
  • [33] High performance VLSI for space and commercial applications
    Maki, GK
    Shaw, HC
    Chen, KQ
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 325 - 328
  • [34] HIGH-PERFORMANCE VLSI MEMORY SYSTEM
    LOB, CG
    REED, MJ
    FUCETOLA, JP
    LUDWIG, MA
    HEWLETT-PACKARD JOURNAL, 1983, 34 (08): : 14 - 20
  • [35] A VLSI architecture for high performance CABAC encoding
    Shojania, H
    Sudharsanan, S
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2005, PTS 1-4, 2005, 5960 : 1444 - 1454
  • [36] Comparison Of Performance Of High Speed VLSI Adders
    Jayanthi, A. N.
    Ravichandran, C. S.
    2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 99 - 104
  • [37] HIGH-PERFORMANCE HEAT SINKING FOR VLSI
    TUCKERMAN, DB
    PEASE, RFW
    ELECTRON DEVICE LETTERS, 1981, 2 (05): : 126 - 129
  • [38] Design and Comparative Analysis of High Speed and Low Power ALU Using RCA and Sklansky Adders for High-Performance Systems
    Alrashdi, Ali Fraih
    Khan, Muhammad Imran
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2022, 12 (02) : 8426 - 8430
  • [39] High performance analog VLSI computational circuits
    Zarabadi, SR
    Ismail, M
    Hung, CC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (04) : 644 - 649
  • [40] LOW-COST, HIGH-PERFORMANCE VLSI DESIGN OF AN MQ CODER FOR JPEG 2000
    Sarawadekar, Kishor
    Banerjee, Swapna
    2010 IEEE 10TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS (ICSP2010), VOLS I-III, 2010, : 397 - 400