Design and Comparative Analysis of High Speed and Low Power ALU Using RCA and Sklansky Adders for High-Performance Systems

被引:0
|
作者
Alrashdi, Ali Fraih [1 ]
Khan, Muhammad Imran [1 ]
机构
[1] Univ Hail, Dept Elect Engn, Hail, Saudi Arabia
关键词
arithmetic logic unit (ALU); ripple carry adder; sklansky adder; VHDL; CMOS; CHALLENGES;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This study examines how different initial design decisions affect the area, timing, and power of technology-mapped designs. ASIC design flow, tools used during the flow, and the factors to consider to maximize the performance and power ratio are discussed. The ALU (Arithmetic Logic Unit) is a fundamental part of all processors. In this study, two ALUs were implemented using two different types of adder circuits: a Ripple Carry Adder (RCA) and a Sklansky adder. The Cadence EDA tools were used for the implementation. A comparative analysis was conducted for the two designed ALUs in terms of area, power, and timing analysis. The ALU design was also used as an example to examine the whole workflow front-end wise by constructing a block schematic and back-end wise by floorplanning, placing, and routing the physical design.
引用
收藏
页码:8426 / 8430
页数:5
相关论文
共 50 条
  • [1] Comparative Analysis of ALU Implementation with RCA and Sklansky Adders In ASIC Design Flow
    Buzdar, Abdul Rehman
    Sun, Liguo
    Buzdar, Abdullah
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2016, 7 (07) : 485 - 490
  • [2] Design and Analysis of Low-Power and High Speed Approximate Adders Using CNFETs
    Bhargav, Avireni
    Huynh, Phat
    SENSORS, 2021, 21 (24)
  • [3] LOW-POWER DESIGN TECHNIQUES FOR HIGH-PERFORMANCE CMOS ADDERS
    KO, UM
    BALSARA, PT
    LEE, W
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) : 327 - 333
  • [4] Performance analysis of low power high speed pipelined adders for digital ΣΔ modulators
    Bhansali, P.
    Hosseini, K.
    Kennedy, M. P.
    ELECTRONICS LETTERS, 2006, 42 (25) : 1442 - 1444
  • [5] Design of Low Power High Speed ALU Using Feedback Switch Logic
    Prakash, Patanjali
    Saxena, A. K.
    2009 INTERNATIONAL CONFERENCE ON ADVANCES IN RECENT TECHNOLOGIES IN COMMUNICATION AND COMPUTING (ARTCOM 2009), 2009, : 899 - 902
  • [6] ROM based logic (RBL) design: High-performance and low-power adders
    Paul, Bipul C.
    Fujita, Shinobu
    Okajima, Masaki
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 796 - 799
  • [7] Design and Analysis of High-Speed and Low Power Si Interposer for High-Performance 3D Stacked Systems
    Otsuka, Kanji
    Lee, Kangwook
    Koyanagi, Mitsumasa
    2013 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2013, : 25 - 27
  • [8] Two New Low-Power and High-Performance Full Adders
    Moaiyeri, Mohammad Hossein
    Mirzaee, Reza Faghih
    Navi, Keivan
    JOURNAL OF COMPUTERS, 2009, 4 (02) : 119 - 126
  • [9] Design of a Low Power High Speed ALU in 45nm Using GDI Technique and Its Performance Comparison
    Kumar, Manish
    Hussain, Md Anwar
    Singh, L. L. K.
    COMPUTER NETWORKS AND INFORMATION TECHNOLOGIES, 2011, 142 : 458 - 463
  • [10] Low Power, High Speed Error Tolerant Multiplier Using Approximate Adders
    Reddy, Manikantta K.
    Kumar, Nithin Y. B.
    Sharma, Dheeraj
    Vasantha, M. H.
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,