共 50 条
- [32] A Learning Bridge from Architectural Synthesis to Physical Design for Exploring Power Efficient High-Performance Adders 2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,
- [33] High-speed, power-conscious circuit design techniques for high-performance computing 2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 279 - 282
- [35] Power distribution in high-performance design 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 274 - 278
- [36] New High-Performance Full Adders Using an Alternative Logic Structure COMPUTACION Y SISTEMAS, 2011, 14 (03): : 213 - 223
- [38] Optimizing low-power high-speed full adders with Simulated Annealing 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 429 - 432
- [40] Custom Design in a Low-Power/High-Performance ASIC World 2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 1 - 2