Design and Comparative Analysis of High Speed and Low Power ALU Using RCA and Sklansky Adders for High-Performance Systems

被引:0
|
作者
Alrashdi, Ali Fraih [1 ]
Khan, Muhammad Imran [1 ]
机构
[1] Univ Hail, Dept Elect Engn, Hail, Saudi Arabia
关键词
arithmetic logic unit (ALU); ripple carry adder; sklansky adder; VHDL; CMOS; CHALLENGES;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This study examines how different initial design decisions affect the area, timing, and power of technology-mapped designs. ASIC design flow, tools used during the flow, and the factors to consider to maximize the performance and power ratio are discussed. The ALU (Arithmetic Logic Unit) is a fundamental part of all processors. In this study, two ALUs were implemented using two different types of adder circuits: a Ripple Carry Adder (RCA) and a Sklansky adder. The Cadence EDA tools were used for the implementation. A comparative analysis was conducted for the two designed ALUs in terms of area, power, and timing analysis. The ALU design was also used as an example to examine the whole workflow front-end wise by constructing a block schematic and back-end wise by floorplanning, placing, and routing the physical design.
引用
收藏
页码:8426 / 8430
页数:5
相关论文
共 50 条
  • [31] Power-efficient and high-speed design of approximate full adders using CNFET technology
    Mehrabani, Yavar Safaei
    Ghanatghestani, Mokhtar Mohammadi
    SharifiRad, Rabe'e
    Hassanzadeh, Ali Mohammad
    INTERNATIONAL JOURNAL OF NANO DIMENSION, 2022, 13 (02) : 179 - 196
  • [32] A Learning Bridge from Architectural Synthesis to Physical Design for Exploring Power Efficient High-Performance Adders
    Roy, Subhendu
    Ma, Yuzhe
    Miao, Jin
    Yu, Bei
    2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,
  • [33] High-speed, power-conscious circuit design techniques for high-performance computing
    Takahashi, O
    Dhong, SH
    Hofstee, P
    Silberman, J
    2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 279 - 282
  • [34] Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems
    Stojanovic, V
    Oklobdzija, VG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (04) : 536 - 548
  • [35] Power distribution in high-performance design
    Benoit, M
    Taylor, S
    Overhauser, D
    Rochel, S
    1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 274 - 278
  • [36] New High-Performance Full Adders Using an Alternative Logic Structure
    Linares Aranda, Monico
    Aguirre Hernandez, Mariano
    COMPUTACION Y SISTEMAS, 2011, 14 (03): : 213 - 223
  • [37] DESIGN AND PERFORMANCE ANALYSIS OF HIGH-PERFORMANCE LOW POWER VOLTAGE MODE SENSE AMPLIFIER FOR STATIC RAM
    Dutt, Divya
    Mittal, Poornima
    Rawat, Bhawna
    Kumar, Brijesh
    ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2022, 20 (03) : 285 - 293
  • [38] Optimizing low-power high-speed full adders with Simulated Annealing
    Amirabadi, A
    Mortazavi, Y
    Afzali-Kusha, A
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 429 - 432
  • [39] Design of Low-Power High-Performance FinFET Standard Cells
    Wang, Tian
    Cui, Xiaoxin
    Liao, Kai
    Liao, Nan
    Yu, Dunshan
    Cui, Xiaole
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (05) : 1789 - 1806
  • [40] Custom Design in a Low-Power/High-Performance ASIC World
    Garibay, Ty
    Reis, Richard
    2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 1 - 2