共 50 条
- [41] Design of High-Performance Quaternary Adders Based on Output-Generator Sharing 38TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2008), 2008, : 8 - 13
- [42] Design of Low-Power High-Performance FinFET Standard Cells Circuits, Systems, and Signal Processing, 2018, 37 : 1789 - 1806
- [43] Design and Research of High-Performance Low-Speed Wind Turbine Blades 2009 WORLD NON-GRID-CONNECTED WIND POWER AND ENERGY CONFERENCE, 2009, : 161 - 165
- [44] Data dependent precharging dynamic chain architecture for low power and high speed adders TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 173 - 177
- [45] Bus encoding for low-power high-performance memory systems 37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 800 - 805
- [48] Performance Analysis of a Low Power and High Speed Carry Select Adder 2017 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN COMPUTER, ELECTRICAL, ELECTRONICS AND COMMUNICATION (CTCEEC), 2017, : 553 - 557
- [50] HIGH-PERFORMANCE, HIGH-SPEED GPC - A SYSTEMS-APPROACH ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 1983, 185 (MAR): : 202 - ORPL