Design and Comparative Analysis of High Speed and Low Power ALU Using RCA and Sklansky Adders for High-Performance Systems

被引:0
|
作者
Alrashdi, Ali Fraih [1 ]
Khan, Muhammad Imran [1 ]
机构
[1] Univ Hail, Dept Elect Engn, Hail, Saudi Arabia
关键词
arithmetic logic unit (ALU); ripple carry adder; sklansky adder; VHDL; CMOS; CHALLENGES;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This study examines how different initial design decisions affect the area, timing, and power of technology-mapped designs. ASIC design flow, tools used during the flow, and the factors to consider to maximize the performance and power ratio are discussed. The ALU (Arithmetic Logic Unit) is a fundamental part of all processors. In this study, two ALUs were implemented using two different types of adder circuits: a Ripple Carry Adder (RCA) and a Sklansky adder. The Cadence EDA tools were used for the implementation. A comparative analysis was conducted for the two designed ALUs in terms of area, power, and timing analysis. The ALU design was also used as an example to examine the whole workflow front-end wise by constructing a block schematic and back-end wise by floorplanning, placing, and routing the physical design.
引用
收藏
页码:8426 / 8430
页数:5
相关论文
共 50 条
  • [41] Design of High-Performance Quaternary Adders Based on Output-Generator Sharing
    Shirahama, Hirokatsu
    Hanyu, Takahiro
    38TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2008), 2008, : 8 - 13
  • [42] Design of Low-Power High-Performance FinFET Standard Cells
    Tian Wang
    Xiaoxin Cui
    Kai Liao
    Nan Liao
    Dunshan Yu
    Xiaole Cui
    Circuits, Systems, and Signal Processing, 2018, 37 : 1789 - 1806
  • [43] Design and Research of High-Performance Low-Speed Wind Turbine Blades
    Zhang, Jialin
    Zhou, Zhenggui
    Lei, Yansheng
    2009 WORLD NON-GRID-CONNECTED WIND POWER AND ENERGY CONFERENCE, 2009, : 161 - 165
  • [44] Data dependent precharging dynamic chain architecture for low power and high speed adders
    Paik, WH
    Hwang, IC
    Kim, JW
    Kim, SW
    TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 173 - 177
  • [45] Bus encoding for low-power high-performance memory systems
    Chang, N
    Kim, K
    Cho, J
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 800 - 805
  • [46] A LOW-POWER TRANSPONDER IC FOR HIGH-PERFORMANCE IDENTIFICATION SYSTEMS
    KAISER, U
    STEINHAGEN, W
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) : 306 - 310
  • [47] HIGH-PERFORMANCE ALINAS/GAINAS HBTS FOR HIGH-SPEED, LOW-POWER DIGITAL CIRCUITS
    FARLEY, CW
    CHANG, MF
    ASBECK, PM
    WANG, KC
    SHENG, NH
    PIERSON, R
    NUBLING, RB
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) : 2601 - 2602
  • [48] Performance Analysis of a Low Power and High Speed Carry Select Adder
    Kennedy, Ombeni Kanze
    Sridevi, G.
    2017 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN COMPUTER, ELECTRICAL, ELECTRONICS AND COMMUNICATION (CTCEEC), 2017, : 553 - 557
  • [49] Design of High-Performance Antenna System for High-Speed Railways
    Zheng, Wenrui
    Li, Hui
    PROGRESS IN ELECTROMAGNETICS RESEARCH-PIER, 2024, 179 : 71 - 81
  • [50] HIGH-PERFORMANCE, HIGH-SPEED GPC - A SYSTEMS-APPROACH
    MILLER, RL
    HELLINGER, L
    KERBER, J
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 1983, 185 (MAR): : 202 - ORPL