Implementation of a matrix converter using P-channel MOS-controlled thyristors

被引:0
|
作者
Kerris, KG [1 ]
Wheeler, PW [1 ]
Clare, JC [1 ]
Empringham, L [1 ]
机构
[1] USA, Res Lab, Washington, DC 20310 USA
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We have constructed a 3-phase to single-phase matrix converter using p-channel MOS-controlled thyristor switches rated at 1200 volts and 300 amperes. Advantages of matrix converters over the more conventional de-link converters potentially include elimination of the large reactive power components used in the de link, bi-directional operation permitting regeneration, and increased system lifetime and higher temperature operation realized by the elimination of temperature-sensitive electrolytic capacitors. Snubberless operation is implemented in our matrix converter using semisoft current commutation. Switching frequencies in excess of 3 kHz are readily achievable and operation up to 208 V(rms) (3-phase) has been demonstrated in a laboratory prototype.
引用
收藏
页码:35 / 39
页数:5
相关论文
共 50 条
  • [41] ANNEALING CHARACTERISTICS OF ION-IMPLANTED P-CHANNEL MOS-TRANSISTORS
    NAKAMURA, K
    KAMOSHID.M
    JOURNAL OF APPLIED PHYSICS, 1974, 45 (10) : 4262 - 4267
  • [42] A p-channel MOS synapse transistor with self-convergent memory writes
    Diorio, C
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (02) : 464 - 472
  • [43] ELECTRICAL CHARACTERISTICS OF ION-IMPLANTED P-CHANNEL MOS-TRANSISTORS
    NAKAMURA, K
    KAMOSHIDA, M
    JOURNAL OF APPLIED PHYSICS, 1974, 45 (01) : 334 - 340
  • [44] ELECTRICAL CHARACTERISTICS OF ION-IMPLANTED P-CHANNEL MOS-TRANSISTORS
    NAKAMURA, K
    KAMOSHIDA, M
    NEC RESEARCH & DEVELOPMENT, 1974, (33): : 29 - 37
  • [45] Approach of TID-Measurements Using p-Channel MOSFETs and Its Software and Hardware Implementation
    Barmakov, Yu. N.
    Butin, V. I.
    Butin, A. V.
    Feoktistova, L. V.
    2019 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON), 2019,
  • [46] P-CHANNEL VERSUS N-CHANNEL IN MOS-ICS OF SUB-MICRON CHANNEL LENGTHS
    DANG, LM
    IWAI, H
    NISHI, Y
    TAGUCHI, S
    JAPANESE JOURNAL OF APPLIED PHYSICS, 1980, 19 : 107 - 112
  • [47] Reduction of interface traps in p-channel MOS transistors during channel-hot-hole stress
    Han, KM
    Sah, CT
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (06) : 1380 - 1382
  • [48] 1/F NOISE IN N-CHANNEL AND P-CHANNEL MOS DEVICES THROUGH IRRADIATION AND ANNEALING
    MEISENHEIMER, TL
    FLEETWOOD, DM
    SHANEYFELT, MR
    RIEWE, LC
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1991, 38 (06) : 1297 - 1303
  • [49] A P-CHANNEL MESFET ON SILICON USING AN ERBIUM GATE
    BOHLIN, K
    NILSSON, HT
    TOVE, PA
    SOLID-STATE ELECTRONICS, 1985, 28 (09) : 913 - 915
  • [50] SIMS depth profiling of vertical p-channel Si-MOS transistor structures
    Zastrow, U
    Loo, R
    Szot, R
    Moers, J
    Grabolla, T
    Behammer, D
    Vescan, L
    FRESENIUS JOURNAL OF ANALYTICAL CHEMISTRY, 1997, 358 (1-2): : 203 - 207