2D modelling of nanoscale double gate silicon-on-insulator MOSFETs using conformal mapping

被引：24
|
作者：
Kolberg, Sigbjorn [1 ]
Fjeldly, Tor A. [1 ]
机构：
[1] Norwegian Univ Sci & Technol, Univ Grad Ctr UniK, N-2027 Kjeller, Norway
来源：
PHYSICA SCRIPTA | 2006年 / T126卷
关键词：
D O I：
10.1088/0031-8949/2006/T126/013
中图分类号：
O4 [物理学];
学科分类号：
0702 ;
摘要：
This paper presents important issues related to the two-dimensional (2D) modelling of nanoscale, fully depleted double-gate silicon-on-insulator (SOI) MOSFETs in subthreshold and near-threshold operation. The modelling is based on the solution of Laplace's equation for the rectangular body using conformal mapping techniques. The model yields solutions for the potential distribution in the body, with analytical expressions for the symmetry lines in the body interior from which threshold conditions and short-channel effects can be precisely described. Excellent agreement with numerical simulations is obtained.
引用
收藏
页码：57 / 60
页数：4
相关论文
共 50 条
  • [21] Electron valence-band tunnelling excess noise in twin-gate silicon-on-insulator MOSFETs
    Simoen, E
    Claeys, C
    Lukyanchikova, N
    Garbar, N
    Smolanka, A
    Der Agopian, PG
    Martino, JA
    SOLID-STATE ELECTRONICS, 2006, 50 (01) : 52 - 57
  • [22] FABRICATION OF SI-GATE MOSFETS ON A SILICON-ON-INSULATOR FORMED BY LATERAL SOLID-PHASE EPITAXY
    KATOH, T
    HIRASHITA, N
    SASAKI, M
    ONODA, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (11) : 1843 - 1843
  • [23] The effect of surface roughness scattering on hole mobility in double gate silicon-on-insulator devices
    Donetti, Luca
    Gamiz, Francisco
    Rodriguez, Noel
    Godoy, Andres
    Sampedro, Carlos
    JOURNAL OF APPLIED PHYSICS, 2009, 106 (02)
  • [24] Role of surface-roughness scattering in double gate silicon-on-insulator inversion layers
    Gámiz, F
    Roldán, JB
    Cartujo-Cassinello, P
    López-Villanueva, JA
    Cartujo, P
    JOURNAL OF APPLIED PHYSICS, 2001, 89 (03) : 1764 - 1770
  • [25] Double Gate Silicon-on-Insulator transistors:: n+-n+ gate versus n+-p+ gate configuration
    Gámiz, F
    Roldán, JB
    Godoy, J
    Jiménez-Molinos, F
    Cartujo-Cassinello, G
    2005 SPANISH CONFERENCE ON ELECTRON DEVICES, PROCEEDINGS, 2005, : 353 - 356
  • [26] Complex 2D Electric Field Solution in Undoped Double-gate MOSFETs
    Schwarz, Mike
    Holtij, Thomas
    Kloes, Alexander
    Iniguez, Benjamin
    IETE JOURNAL OF RESEARCH, 2012, 58 (03) : 197 - 204
  • [27] Advanced 10nm Width Silicon-on-Insulator Tri-Gate Transistors with NO Annealing of Gate Oxide Using Optimized Novel Silicon-on-Insulator Realization Technology
    Kim, Sung Hwan
    Bae, Hyun Jun
    Oh, Chang Woo
    Kim, Dong-Won
    Yamada, Satoru
    Jin, Gyoyoung
    Roh, Yonghan
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (04)
  • [28] 2D Analytical Calculation of the Parasitic Source/Drain Resistances in DG-MOSFETs Using the Conformal Mapping Technique
    Holtij, Thomas
    Schwarz, Mike
    Kloes, Alexander
    Iniguez, Benjamin
    IETE JOURNAL OF RESEARCH, 2012, 58 (03) : 205 - 213
  • [29] Gate leakage current partitioning in nanoscale double gate MOSFETs, using compact analytical model
    Darbandy, Ghader
    Lime, Francois
    Cerdeira, Antonio
    Estrada, Magali
    Ivan Garduno, Salvador
    Iniguez, Benjamin
    SOLID-STATE ELECTRONICS, 2012, 75 : 22 - 27
  • [30] Molybdenum gate work function engineering for ultra-thin-body silicon-on-insulator (UTB SOI) MOSFETs
    Ha, DW
    Ranade, P
    Choi, YK
    Lee, JS
    King, TJ
    Hu, CM
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (4B): : 1979 - 1982
12345