2D modelling of nanoscale double gate silicon-on-insulator MOSFETs using conformal mapping

被引：24

作者：

Kolberg, Sigbjorn ^{[1
]}

Fjeldly, Tor A. ^{[1
]}

机构：

[1] Norwegian Univ Sci & Technol, Univ Grad Ctr UniK, N-2027 Kjeller, Norway

来源：

PHYSICA SCRIPTA | 2006年 / T126卷

关键词：

D O I：

10.1088/0031-8949/2006/T126/013

中图分类号：

O4 [物理学];

学科分类号：

0702 ;

摘要：

This paper presents important issues related to the two-dimensional (2D) modelling of nanoscale, fully depleted double-gate silicon-on-insulator (SOI) MOSFETs in subthreshold and near-threshold operation. The modelling is based on the solution of Laplace's equation for the rectangular body using conformal mapping techniques. The model yields solutions for the potential distribution in the body, with analytical expressions for the symmetry lines in the body interior from which threshold conditions and short-channel effects can be precisely described. Excellent agreement with numerical simulations is obtained.

引用

页码：57 / 60

页数：4

共 50 条

[31] Impact of the back-gate bias on the low-frequency noise of partially depleted silicon-on-insulator MOSFETs
Lukyanchikova, N
Garbar, N
Smolanka, A
Simoen, E
Mercha, A
Claeys, C
NOISE IN DEVICES AND CIRCUITS II, 2004, 5470 : 208 - 214
[32] I-Gate Body-Tied Silicon-on-Insulator MOSFETs With Improved High-Frequency Performance
Wu, Chieh-Lin
Yu, Chikuang
Shichijo, Hisashi
Kenneth, K. O.
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (04) : 443 - 445
[33] Molybdenum gate work function engineering for ultra-thin-body silicon-on-insulator (UTB SOI) MOSFETs
Ha, Daewon
Ranade, Pushkar
Choi, Yang-Kyu
Lee, Jeong-Soo
King, Tsu-Jae
Hu, Chenming
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2003, 42 (4 B): : 1979 - 1982
[34] FABRICATION OF SI-GATE MOSFETS ON A SILICON-ON-INSULATOR STRUCTURE FORMED BY LATERAL SOLID-PHASE EPITAXY
KATOH, T
SASAKI, M
HIRASHITA, N
ONODA, H
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1986, 133 (03) : C96 - C96
[35] Suppressing plasma induced degradation of gate oxide using silicon-on-insulator structures
Arita, K
Akamatsu, M
Asano, T
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (3B): : 1278 - 1281
[36] SILICON-ON-INSULATOR MOSFETS FABRICATED ON LASER-ANNEALED POLYSILICON ON SIO2
TASCH, AF
HOLLOWAY, TC
LEE, KF
GIBBONS, JF
ELECTRONICS LETTERS, 1979, 15 (14) : 435 - 437
[37] A new DG nanoscale TFET based on MOSFETs by using source gate electrode: 2D simulation and an analytical potential model
Zeinab Ramezani
Ali A. Orouji
Journal of the Korean Physical Society, 2017, 71 : 215 - 221
[38] Evaluation of Spin Lifetime in Strained UT2B Silicon-On-Insulator MOSFETs
Osintsev, Dmitri
Sverdlov, Viktor
Selberherr, Siegfried
2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 236 - 239
[39] A New DG Nanoscale TFET Based on MOSFETs by Using Source Gate Electrode: 2D Simulation and an Analytical Potential Model
Ramezani, Zeinab
Orouji, Ali A.
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2017, 71 (04) : 215 - 221
[40] Double gate silicon-on-insulator transistors:: n+-n+ gate versus n+-p+ gate configuration.
Gámiz, F
Roldán, JB
Godoy, A
Jiménez-Molinos, F
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 173 - 176

← 1 2 3 4 5 →