共 50 条
- [42] Topological constraints of gate-level circuits obtained through standard cell recognition (SCR) PROCEEDINGS OF THE 2015 IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON), 2015, : 165 - 175
- [44] Guided Gate-level ATPG for Sequential Circuits using a High-level Test Generation Approach 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 420 - 425
- [46] A new gate-level body biasing technique for PMOS transistors in subthreshold CMOS circuits 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4697 - 4700
- [47] Clock period minimization of semi-synchronous circuits by gate-level delay insertion PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 125 - 128
- [50] Reliability Optimization of Reconfigurable Computing-Based Fault-Tolerant System HPCC: 2009 11TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2009, : 369 - +