共 50 条
- [21] An Equivalence Checking Algorithm Based on Cut-set Match of Gate-level Circuits PROCEEDINGS 2013 INTERNATIONAL CONFERENCE ON MECHATRONIC SCIENCES, ELECTRIC ENGINEERING AND COMPUTER (MEC), 2013, : 2344 - 2349
- [22] Impact of subcircuit selection on the efficiency of CGP-based optimization of gate-level circuits PROCEEDINGS OF THE 2019 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE COMPANION (GECCCO'19 COMPANION), 2019, : 377 - 378
- [25] Self-referential verification of gate-level implementations of arithmetic circuits 39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 311 - 316
- [26] Gate-level modelling and verification of asynchronous circuits using CSPM and FDR ASYNC 2007: 13TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2007, : 83 - 92
- [27] Gate-Level Optimization of Polymorphic Circuits Using Cartesian Genetic Programming 2009 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-5, 2009, : 1599 - 1604
- [28] High Performance Gate-level Simulation with GP-GPU Computing 2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 62 - 64
- [29] Efficient verification of hazard-freedom in gate-level timed asynchronous circuits ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 424 - 431