共 50 条
- [32] WolFEx: Word-Level Function Extraction and Simplification from Gate-Level Arithmetic Circuits 2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
- [33] Induction-based gate-level verification of multipliers ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 190 - 193
- [34] Diagnosis method for single logic design errors in gate-level combinational circuits Systems and Computers in Japan, 1997, 28 (06): : 30 - 38
- [35] Reducing the Number of Transistors in Digital Circuits Using Gate-Level Evolutionary Design GECCO 2007: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOL 1 AND 2, 2007, : 245 - 252
- [36] CNF Encodings of Cardinality in Formal Methods for Robustness Checking of Gate-Level Circuits 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1479 - 1482
- [39] A TRANSPUTER-BASED GATE-LEVEL FAULT SIMULATOR MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 529 - 534
- [40] A gate-level EHW chip: Implementing GA operations and reconfigurable hardware on a single LSI EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1998, 1478 : 1 - 12