Crosstalk Computing-Based Gate-Level Reconfigurable Circuits

被引:2
|
作者
Macha, Naveen Kumar [1 ]
Repalle, Bhavana Tejaswini [1 ]
Iqbal, Md Arif [2 ]
Rahman, Mostafizur [2 ]
机构
[1] NVIDIA, Santa Clara, CA 95051 USA
[2] Univ Missouri, Dept Comp Sci Elect Engn, Kansas City, MO 64110 USA
关键词
Logic gates; Couplings; Transistors; Metals; Capacitance; Integrated circuit modeling; Crosstalk; Crosstalk (CT) circuits; crosstalk computing; polymorphic circuits; reconfigurable circuits; DESIGN;
D O I
10.1109/TVLSI.2022.3173344
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The functionality of polymorphic circuits can be altered using a control variable. Owing to the multifunctional embodiment in polymorphic circuits, they are helpful to reconfigure circuit behavior from the gate level to the system level, either on the fly or off-line. The polymorphic circuit approaches available in the literature are either based on custom nonlinear circuit designs or special emerging devices, such as ambipolar FET and configurable magnetic devices. While some of these approaches are inefficient in performance, the other approaches involve exotic devices. We have proposed a novel polymorphic circuit design approach based on crosstalk (CT) computing, where we leverage deterministic signal interference between nanometal lines for logic computation and reconfiguration. In this article, we elaborate upon the polymorphic circuit design in CT computing through mathematical formulation, which conveys the rationale to generalize and achieve a wide variety of polymorphic circuits, and then demonstrate a comprehensive list of polymorphic circuit designs. In addition, all circuits are characterized and benchmarked against CMOS circuit implementations to gauge the benefits. Finally, we compare the CT polymorphic circuit approach with other approaches in the literature and highlight its unique features and limitations. The ability to design a wide range of polymorphic logic circuits (basic and complex logics) compact in design and minimal in transistor count is unique to CT computing, which leads to benefits in the circuit power, performance, and area (PPA). Our circuit designs, simulation, and PPA characterization results show that the polymorphic CT circuits provide 3x improvement in transistor count, 2x improvement in switching energy, and 1.5x improvement in speed for polymorphic logic circuits. In the best-case, the transistor count reduction is 5x.
引用
收藏
页码:1073 / 1083
页数:11
相关论文
共 50 条
  • [31] GATE-LEVEL SIMULATION.
    d'Abreu, Manuel A.
    1600, (02):
  • [32] WolFEx: Word-Level Function Extraction and Simplification from Gate-Level Arithmetic Circuits
    Ho, Kuo-Wei
    Chung, Shao-Ting
    Chen, Tian-Fu
    Fan, Yu-Wei
    Cheng, Che
    Liu, Cheng-Han
    Jiang, Jie-Hong R.
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [33] Induction-based gate-level verification of multipliers
    Chang, YT
    Cheng, KTT
    ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 190 - 193
  • [34] Diagnosis method for single logic design errors in gate-level combinational circuits
    NEC Corp, Kanagawa, Japan
    Systems and Computers in Japan, 1997, 28 (06): : 30 - 38
  • [35] Reducing the Number of Transistors in Digital Circuits Using Gate-Level Evolutionary Design
    Gajda, Zbysek
    Sekanina, Lukas
    GECCO 2007: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOL 1 AND 2, 2007, : 245 - 252
  • [36] CNF Encodings of Cardinality in Formal Methods for Robustness Checking of Gate-Level Circuits
    Velev, Miroslav N.
    Gao, Ping
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1479 - 1482
  • [37] Formal timing analysis of gate-level digital circuits using model checking
    Ain, Qurat-ul
    Hasan, Osman
    MICROPROCESSORS AND MICROSYSTEMS, 2024, 109
  • [38] Efficient verification of hazard-freedom in gate-level timed asynchronous circuits
    Nelson, Curtis A.
    Myers, Chris J.
    Yoneda, Tomohiro
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (03) : 592 - 605
  • [39] A TRANSPUTER-BASED GATE-LEVEL FAULT SIMULATOR
    CABODI, G
    GAI, S
    REORDA, MS
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 529 - 534
  • [40] A gate-level EHW chip: Implementing GA operations and reconfigurable hardware on a single LSI
    Kajitani, I
    Hoshino, T
    Nishikawa, D
    Yokoi, H
    Nakaya, S
    Yamauchi, T
    Inuo, T
    Kajihara, N
    Iwata, M
    Keymeulen, D
    Higuchi, T
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1998, 1478 : 1 - 12