Crosstalk Computing-Based Gate-Level Reconfigurable Circuits

被引:2
|
作者
Macha, Naveen Kumar [1 ]
Repalle, Bhavana Tejaswini [1 ]
Iqbal, Md Arif [2 ]
Rahman, Mostafizur [2 ]
机构
[1] NVIDIA, Santa Clara, CA 95051 USA
[2] Univ Missouri, Dept Comp Sci Elect Engn, Kansas City, MO 64110 USA
关键词
Logic gates; Couplings; Transistors; Metals; Capacitance; Integrated circuit modeling; Crosstalk; Crosstalk (CT) circuits; crosstalk computing; polymorphic circuits; reconfigurable circuits; DESIGN;
D O I
10.1109/TVLSI.2022.3173344
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The functionality of polymorphic circuits can be altered using a control variable. Owing to the multifunctional embodiment in polymorphic circuits, they are helpful to reconfigure circuit behavior from the gate level to the system level, either on the fly or off-line. The polymorphic circuit approaches available in the literature are either based on custom nonlinear circuit designs or special emerging devices, such as ambipolar FET and configurable magnetic devices. While some of these approaches are inefficient in performance, the other approaches involve exotic devices. We have proposed a novel polymorphic circuit design approach based on crosstalk (CT) computing, where we leverage deterministic signal interference between nanometal lines for logic computation and reconfiguration. In this article, we elaborate upon the polymorphic circuit design in CT computing through mathematical formulation, which conveys the rationale to generalize and achieve a wide variety of polymorphic circuits, and then demonstrate a comprehensive list of polymorphic circuit designs. In addition, all circuits are characterized and benchmarked against CMOS circuit implementations to gauge the benefits. Finally, we compare the CT polymorphic circuit approach with other approaches in the literature and highlight its unique features and limitations. The ability to design a wide range of polymorphic logic circuits (basic and complex logics) compact in design and minimal in transistor count is unique to CT computing, which leads to benefits in the circuit power, performance, and area (PPA). Our circuit designs, simulation, and PPA characterization results show that the polymorphic CT circuits provide 3x improvement in transistor count, 2x improvement in switching energy, and 1.5x improvement in speed for polymorphic logic circuits. In the best-case, the transistor count reduction is 5x.
引用
收藏
页码:1073 / 1083
页数:11
相关论文
共 50 条
  • [1] Gate-level simulation of quantum circuits
    Viamontes, GF
    Rajagopalan, M
    Markov, IL
    Hayes, JP
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 295 - 301
  • [2] Gate-level simulation of quantum circuits
    Viamontes, GF
    Rajagopalan, M
    Markov, IL
    Hayes, JP
    QUANTUM COMMUNICATION, MEASUREMENT AND COMPUTING, PROCEEDINGS, 2003, : 311 - 314
  • [3] Gate-Level Simulation with GPU Computing
    Chatterjee, Debapriya
    Deorio, Andrew
    Bertacco, Valeria
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (03)
  • [4] Improving Gate-Level Simulation of Quantum Circuits
    Viamontes, George F.
    Markov, Igor L.
    Hayes, John P.
    QUANTUM INFORMATION PROCESSING, 2003, 2 (05) : 347 - 380
  • [5] A gate-level timing model for SOI circuits
    Shahriari, M
    Naim, FN
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 795 - 798
  • [6] Improving Gate-Level Simulation of Quantum Circuits
    George F. Viamontes
    Igor L. Markov
    John P. Hayes
    Quantum Information Processing, 2003, 2 : 347 - 380
  • [7] A GATE-LEVEL RECONFIGURABLE MONTE-CARLO PROCESSOR
    MONAGHAN, S
    JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (02): : 139 - 153
  • [8] Design and Applications of Approximate Circuits by Gate-Level Pruning
    Schlachter, Jeremy
    Camus, Vincent
    Palem, Krishna V.
    Enz, Christian
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (05) : 1694 - 1702
  • [9] Evolutionary design of gate-level polymorphic digital circuits
    Sekanina, L
    APPLICATIONS OF EVOLUTIONARY COMPUTING, PROCEEDINGS, 2005, 3449 : 185 - 194
  • [10] Design and Optimization of Asynchronous Circuits with Gate-level Pipelining
    Ikeda, Makoto
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,