A SPICE COMPATIBLE MODEL OF ON-WAFER COUPLED INTERCONNECTS FOR CMOS RFICS

被引：9

作者：

Shi, X. ^{[1
]}

Yeo, K. S. ^{[1
]}

Lim, W. M. ^{[1
]}

Do, M. A. ^{[1
]}

Boon, C. C. ^{[1
]}

机构：

[1] Nanyang Technol Univ, Sch EEE, Singapore 639798, Singapore

来源：

PROGRESS IN ELECTROMAGNETICS RESEARCH-PIER | 2010年 / 102卷

关键词：

CHIP INTERCONNECTS; SILICON SUBSTRATE; LINES;

D O I：

10.2528/PIER10010608

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper investigates the properties of the on-wafer coupled interconnects built in a 0.18 mu m CMOS technology for RF applications. A SPICE compatible equivalent circuit model is developed. The proposed model is an extension of a 2-Pi equivalent circuit model for single-line interconnects by adding two coupling components. The model parameters are extracted from four-port S-parameter simulation results through a calibrated electromagnetic (EM) simulator, i.e. HFSS. The accuracy of the model is validated from 500 MHz to 20 GHz.

引用

页码：287 / 299

页数：13

共 50 条

[41] Comparison of On-Wafer Multiline TRL and LRM plus Calibrations for RF CMOS Applications
Rumiantsev, Andrej
Sweeney, Susan L.
Corson, Phillip L.
72ND ARFTG MICROWAVE MEASUREMENT SYMPOSIUM: TIME DOMAIN AND FREQUENCY DOMAIN MEASUREMENT, 2008, : 132 - +
[42] An experimental study of scalability in shield-based on-wafer CMOS test fixtures
Kaija, T
Ristolainen, EO
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2004, 52 (03) : 945 - 953
[43] Simplified RF noise de-embedding method for on-wafer CMOS FET
Xiong, Y.-Z.
Issaoun, A.
Nan, L.
Shi, J.
Mouthaan, K.
ELECTRONICS LETTERS, 2007, 43 (18) : 1000 - 1001
[44] IGBT scaling principle toward CMOS compatible wafer processes
Tanaka, Masahiro
Omura, Ichiro
SOLID-STATE ELECTRONICS, 2013, 80 : 118 - 123
[45] CMOS compatible wafer-scale encapsulation with MEMS resonators
Kim, Bongsang
Hopcroft, Matthew A.
Melamud, Renata
Jha, Chandra M.
Agarwal, Manu
Chandorkar, Saurabh A.
Kenny, Thomas W.
IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 499 - 504
[46] ON-WAFER VERIFICATION OF A LARGE-SIGNAL MESFET MODEL
CURTICE, WR
PAK, S
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1989, 37 (11) : 1809 - 1811
[47] An Efficient MRTD Model for the Analysis of Crosstalk in CMOS-Driven Coupled Cu Interconnects
Rebelli, Shashank
Nistala, Bheema Rao
RADIOENGINEERING, 2018, 27 (02) : 532 - 540
[48] Development of SPICE compatible thermal model of silicon MEMS piezoresistive pressure sensor for CMOS- MEMS integration
Pramanik, C.
Banerjee, S.
Mukherjee, D.
Saha, H.
2006 IEEE SENSORS, VOLS 1-3, 2006, : 761 - +
[49] Al-Ge Eutectic Wafer Bonding and Bond Characterization for CMOS Compatible Wafer Packaging
Sood, Sumant
Farrens, Shari
Pinker, Ron
Xie, James
Catabay, Wilbur
SEMICONDUCTOR WAFER BONDING 11: SCIENCE, TECHNOLOGY, AND APPLICATIONS - IN HONOR OF ULRICH GOSELE, 2010, 33 (04): : 93 - 101
[50] Characterization and Modeling of CMOS on-chip coupled interconnects
Kumar, Rakesh
Rustagi, Subbash. C.
Kang, Kai
Wong, T. K. S.
ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 159 - +

← 1 2 3 4 5 →