A SPICE COMPATIBLE MODEL OF ON-WAFER COUPLED INTERCONNECTS FOR CMOS RFICS

被引：9
|
作者：
Shi, X. [1 ]
Yeo, K. S. [1 ]
Lim, W. M. [1 ]
Do, M. A. [1 ]
Boon, C. C. [1 ]
机构：
[1] Nanyang Technol Univ, Sch EEE, Singapore 639798, Singapore
来源：
PROGRESS IN ELECTROMAGNETICS RESEARCH-PIER | 2010年 / 102卷
关键词：
CHIP INTERCONNECTS; SILICON SUBSTRATE; LINES;
D O I：
10.2528/PIER10010608
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper investigates the properties of the on-wafer coupled interconnects built in a 0.18 mu m CMOS technology for RF applications. A SPICE compatible equivalent circuit model is developed. The proposed model is an extension of a 2-Pi equivalent circuit model for single-line interconnects by adding two coupling components. The model parameters are extracted from four-port S-parameter simulation results through a calibrated electromagnetic (EM) simulator, i.e. HFSS. The accuracy of the model is validated from 500 MHz to 20 GHz.
引用
收藏
页码：287 / 299
页数：13
相关论文
共 50 条
  • [21] Interaction of redistribution traces with on-wafer interconnects in memory chip packaging
    Gospodinova, M
    Ktata, MF
    Koellermeyer, J
    Nan, G
    Vogl, M
    Thomas, J
    SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2005, : 171 - 174
  • [22] CMOS compatible free space optical interconnects
    Travers, CM
    Hessenbruch, JM
    Kim, J
    Stone, RV
    Guilfoyle, PS
    OPTICS IN COMPUTING 98, 1998, 3490 : 560 - 563
  • [23] A wideband scalable and SPICE-compatible model for on-chip interconnects up to 80 GHz
    Kang, Kai
    Nan, Lan
    Rustagi, Subhash Chander
    Mouthaan, Koen
    Shi, Jinglin
    Kumar, Rakesh
    Li, Le-Wei
    2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 291 - +
  • [24] A wideband scalable and SPICE-Compatible model for on-chip interconnects up to 110 GHz
    Kang, Kai
    Nan, Lan
    Rustagi, Subhash Chander
    Mouthaan, Koen
    Shi, Jinglin
    Kumar, Rakesh
    Yin, Wen-Yan
    Li, Le-Wei
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2008, 56 (04) : 942 - 951
  • [25] High-voltage CMOS compatible SOI MESFET characterization and spice model extraction
    Balijepalli, Asha
    Ervin, Joseph
    Joshi, Punarvasu
    Yang, Jinman
    Cao, Yu
    Thornton, Trevor J.
    2006 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-5, 2006, : 1335 - +
  • [26] On-wafer calibration techniques for giga-hertz CMOS measurements
    Kolding, TE
    ICMTS 1999: PROCEEDINGS OF THE 1999 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 1999, : 105 - 110
  • [27] Investigation of Modulation-Capable Silicon Waveguides for Efficient On-Wafer Terahertz Interconnects
    Myers, Joshua C.
    Kaur, Amanpreet
    Byford, Jennifer A.
    Chahal, Premjeet
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1010 - 1016
  • [28] Analysis of error sources in on-wafer noise characterization of RF CMOS transistors
    Wiatr, W
    Noise and Fluctuations, 2005, 780 : 697 - 700
  • [29] De-embedding method for on-wafer RF CMOS inductor measurements
    Drakaki, Maria
    Hatzopoulos, Alkis A.
    Siskos, Stylianos
    MICROELECTRONICS JOURNAL, 2009, 40 (06) : 958 - 965
  • [30] CMOS-COMPATIBLE ALIGNED FUSION WAFER BONDING
    Dragoi, V.
    Mittendorfer, G.
    Floetgen, C.
    Dussault, D.
    Wagenleitner, T.
    2011 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS 2011), 34TH EDITION, VOLS 1 AND 2, 2011, : 141 - 144
12345