A SPICE COMPATIBLE MODEL OF ON-WAFER COUPLED INTERCONNECTS FOR CMOS RFICS

被引:9
|
作者
Shi, X. [1 ]
Yeo, K. S. [1 ]
Lim, W. M. [1 ]
Do, M. A. [1 ]
Boon, C. C. [1 ]
机构
[1] Nanyang Technol Univ, Sch EEE, Singapore 639798, Singapore
来源
PROGRESS IN ELECTROMAGNETICS RESEARCH-PIER | 2010年 / 102卷
关键词
CHIP INTERCONNECTS; SILICON SUBSTRATE; LINES;
D O I
10.2528/PIER10010608
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper investigates the properties of the on-wafer coupled interconnects built in a 0.18 mu m CMOS technology for RF applications. A SPICE compatible equivalent circuit model is developed. The proposed model is an extension of a 2-Pi equivalent circuit model for single-line interconnects by adding two coupling components. The model parameters are extracted from four-port S-parameter simulation results through a calibrated electromagnetic (EM) simulator, i.e. HFSS. The accuracy of the model is validated from 500 MHz to 20 GHz.
引用
收藏
页码:287 / 299
页数:13
相关论文
共 50 条
  • [31] CMOS compatible bistable electromagnetic microvalve on a single wafer
    Bintoro, JS
    Hesketh, PJ
    Berthelot, YH
    MICROELECTRONICS JOURNAL, 2005, 36 (07) : 667 - 672
  • [32] A Novel De-embedding Technique for On-Wafer Characterization of RF CMOS
    Loo, X. S.
    Yeo, K. S.
    Chew, K. W. J.
    Chan, L. H. K.
    Ong, S. N.
    Do, M. A.
    Boon, C. C.
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 29 - 32
  • [33] A Methodology for the Accurate SPICE-compatible Modelling of MSM Photodetectors for Nanophotonic Interconnects
    Qodratnama, Arash
    Khunjush, Farshad
    Raji, Mohsen
    2019 27TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2019), 2019, : 130 - 134
  • [34] A Technique to Reduce On-Wafer Measurement Uncertainty for CMOS Transmission Line Characterization
    Assuncao, Mario
    Mendonca dos Santos, P.
    Freire, Joao Costa
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2015, 25 (12) : 829 - 831
  • [35] BestFit: A SPICE-compatible model for efficient, passive, broadband transmission-line analysis of dispersive interconnects
    Woo, A
    Yioultsis, T
    Cangellaris, AC
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 255 - 258
  • [36] High-speed CMOS compatible photodetectors for optical interconnects
    Reshotko, MR
    Kencke, DL
    Block, B
    INFRARED DETECTOR MATERIALS AND DEVICES, 2004, 5564 : 146 - 155
  • [37] W Band Carbon Nanotubes Interconnects Compatible with CMOS Technology
    Roux-Levy, Philippe
    De Saxce, Joseph M.
    Siah, Chun Fei
    Wang, Jianxiong
    Tay, Beng Kang
    Coquet, Philippe
    Baillargeat, Dominique
    PROCEEDINGS OF THE 2020 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2020, : 1047 - 1050
  • [38] Physics-Based SPICE-Compatible Compact Model for Simulating Hybrid MTJ/CMOS Circuits
    Panagopoulos, Georgios D.
    Augustine, Charles
    Roy, Kaushik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (09) : 2808 - 2814
  • [39] A SPICE compatible behavioral model of SEPIC converters
    BenYaakov, S
    Adar, D
    Rahav, G
    PESC 96 RECORD - 27TH ANNUAL IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS I AND II, 1996, : 1668 - 1674
  • [40] CMOS compatible wafer scale adhesive bonding for circuit transfer
    vanderGroen, S
    Rosmeulen, M
    Jansen, P
    Baert, K
    Deferm, L
    TRANSDUCERS 97 - 1997 INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS AND ACTUATORS, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 1997, : 629 - 632