A robust alternative for the DRAM capacitor of 50nm generation

被引：0

作者：

Lee, KH ^{[1
]}

Chung, SJ ^{[1
]}

Kim, JY ^{[1
]}

Kim, KC ^{[1
]}

Lim, JS ^{[1
]}

Cho, K ^{[1
]}

Lee, J ^{[1
]}

Chung, JH ^{[1
]}

Lim, HJ ^{[1
]}

Choi, K ^{[1
]}

Han, S ^{[1
]}

Jang, S ^{[1
]}

Nam, BY ^{[1
]}

Yoo, CY ^{[1
]}

Kim, ST ^{[1
]}

Chung, UI ^{[1
]}

Moon, JT ^{[1
]}

Ryu, BI ^{[1
]}

机构：

[1] Samsung Elect Co Ltd, Semicond R&D Div, Proc Dev Team, Yongin 449711, Gyeonggi Do, South Korea

来源：

IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST | 2004年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

As a new alternative for the DRAM capacitor of 50nm generation, Ru/Insulator/TiN (RIT) capacitor with the lowest Toxeq of 0.85nm has been successfully developed for the first time. TiO2/HfO2 and Ta2O5/HfO2 double-layers were used as dielectric materials. After full integration into 512Mbits DRAM device, the RIT capacitor showed good electrical properties and thermal stability up to 550degreesC and its time-dependent-dielectric-breakdown behavior sufficiently satisfied 10-year lifetime within a DRAM operation voltage.

引用

页码：841 / 844

页数：4

共 50 条

[11] The application of CPL reticle technology for the 65 & 50nm node
Conley, W
van den Broeke, D
Socha, R
Wu, W
Litt, L
Lucas, K
Nelson-Thomas, C
Roman, B
Chen, F
Wampler, K
Laidig, T
Hsu, S
Schaefer, E
Cassel, S
Yu, L
Kasprowicz, B
Progler, C
Petersen, J
Gerold, D
Maslow, M
OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 392 - 398
[12] Investigation of the high temperature stability of TiN-Al2O3-TiN capacitors for sub 50nm deep trench DRAM
Boescke, T.
Kudelka, S.
Saenger, A.
Mueller, J.
Krautschneider, W.
ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 391 - +
[13] Reliability of MIM HAO capacitor for 70nm DRAM
Hong, K
Kil, DS
Woo, HK
Kim, J
Song, HS
Park, KS
Yeom, SJ
Yang, HS
2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 686 - 687
[14] Long-Term Effects of Unmodified 50nm ZnO in Mice
Kong, Tao
Zhang, Shu-Hui
Zhang, Cai
Zhang, Ji-Liang
Yang, Fan
Wang, Guo-yong
Yang, Zi-Jun
Bai, Dong-ying
Zhang, Meng-Yu
Wang, Jie
Zhang, Bai-hao
BIOLOGICAL TRACE ELEMENT RESEARCH, 2019, 189 (02) : 478 - 489
[15] Chip transistors shrink to 50nm in the bid for faster, cheaper silicon
不详
ELECTRONICS WORLD, 2000, 106 (1769): : 358 - 358
[16] Challenges of 50nm gate process in alternating phase shifting lithography
Fang, CY
Hung, KC
Huang, ZX
Lin, B
Hsu, SH
Yen, YS
Yen, PW
Huang, J
Liu, HY
ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XIX, PTS 1 AND 2, 2002, 4690 : 391 - 402
[17] Calibration measurements down to 50nm with photon correlation Nano LDA
Vamos, Lenard
Jani, Peter
Nagy, Attila
Szigethy, Dezso
2012 12TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2012,
[18] Graded multilayers for focusing hard X rays below 50nm
Morawe, Ch.
Hignette, O.
Cloetens, P.
Ludwig, W.
Borel, Ch.
Bernard, P.
Rommeveaux, A.
ADVANCES IN X-RAY/EUV OPTICS, COMPONENTS, AND APPLICATIONS, 2006, 6317
[19] 向50nm拓进的光学光刻技术
童志义
葛劢冲
电子工业专用设备, 2001, (03) : 1 - 7
[20] Spacer technique to fabricate pSi TFTs with 50nm nanowire channels
Chang, Chia-Wen
Chen, Szu-Fen
Wu, Shih-Chieh
Lin, Guan-Liang
Lei, Tan-Fu
2008 SID INTERNATIONAL SYMPOSIUM, DIGEST OF TECHNICAL PAPERS, VOL XXXIX, BOOKS I-III, 2008, 39 : 1185 - 1187

← 1 2 3 4 5 →