Chip transistors shrink to 50nm in the bid for faster, cheaper silicon

被引：0
|
作者：
不详
机构：
来源：
ELECTRONICS WORLD | 2000年 / 106卷 / 1769期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：358 / 358
页数：1
相关论文
共 16 条
  • [1] Monte Carlo simulation of 50nm n-channel Schottky barrier tunneling transistors
    Du, G
    Liu, XY
    Sun, L
    Yue, JP
    Han, RQ
    CHINESE JOURNAL OF ELECTRONICS, 2002, 11 (02): : 200 - 203
  • [2] A 50nm high-k poly silicon gate stack with a buried SiGe channel
    Jakschik, S.
    Hoffmann, T.
    Cho, H. -J.
    Veloso, A.
    Loo, R.
    Hyun, S.
    Sorada, H.
    Inoue, A.
    Potter, M. d.
    Eneman, G.
    Severi, S.
    Absil, P.
    Biesemans, S.
    2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 30 - +
  • [3] Manufacturability issues with Double Patterning for 50nm half pitch single damascene applications, using RIELACS® shrink and corresponding OPC
    de Beeck, Maaike Op
    Versluijs, Janko
    Wiaux, Vincent
    Vandeweyer, Tom
    Ciofi, Ivan
    Struyf, Herbert
    Hendrickx, Dirk
    Van Olmen, Jan
    OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
  • [4] 50nm SOICMOS transistors with ultra shallow junction using laser annealing and pre-amorphization implantation
    Park, C
    Kim, SD
    Wang, Y
    Talwar, S
    Woo, JCS
    2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 69 - 70
  • [5] A 90 nm logic technology featuring 50nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 um2 SRAM cell
    Thompson, S
    Anand, N
    Armstrong, M
    Auth, C
    Arcot, B
    Alavi, M
    Bai, P
    Bielefeld, J
    Bigwood, R
    Brandenburg, J
    Buehler, M
    Cea, S
    Chikarmane, V
    Choi, C
    Frankovic, R
    Ghani, T
    Glass, G
    Han, W
    Hoffmann, T
    Hussein, M
    Jacob, P
    Jain, A
    Jan, C
    Joshi, S
    Kenyon, C
    Klaus, J
    Klopcic, S
    Luce, J
    Ma, Z
    Mcintyre, B
    Mistry, K
    Murthy, A
    Nguyen, P
    Pearson, H
    Sandford, T
    Schweinfurth, R
    Shaheed, R
    Sivakumar, S
    Taylor, M
    Tufts, B
    Wallace, C
    Wang, P
    Weber, C
    Bohr, M
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 61 - 64
  • [6] High performance 50nm T-gate In0.52A10.48As/In0.53Ga0.47As metamorphic high electron mobility transistors
    Cao, X
    Thayne, I
    Thoms, S
    Holland, M
    Stanley, C
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 517 - 519
  • [7] High performance 50nm T-Gate In0.52Al0.48As/In0.70Ga0.30As pseudomorphic high electron mobility transistors
    Cao, X
    Thoms, S
    McLelland, H
    Elgaid, K
    Stanley, C
    Thayne, I
    2004 International Conference on Indium Phosphide and Related Materials, Conference Proceedings, 2004, : 292 - 294
  • [8] High-Frequency Flexible Graphene Field-Effect Transistors with Short Gate Length of 50nm and Record Extrinsic Cut-Off Frequency
    Yu, Cui
    He, Zezhao
    Song, Xubo
    Liu, Qingbin
    Gao, Libo
    Yao, Bing
    Han, Tingting
    Gao, Xuedong
    Lv, Yuanjie
    Feng, Zhihong
    Cai, Shujun
    PHYSICA STATUS SOLIDI-RAPID RESEARCH LETTERS, 2018, 12 (05):
  • [9] Enhanced mobility of Sn-doped Ge thin-films (≤50nm) on insulator for fully depleted transistors by nucleation-controlled solid-phase crystallization
    Xu, Chang
    Gong, Xiangsheng
    Miyao, Masanobu
    Sadoh, Taizoh
    APPLIED PHYSICS LETTERS, 2019, 115 (04)
  • [10] COST-EFFECTIVE MOSFET-TRANSISTORS ON BULK SILICON IN THE DEEP SUB-50 NM-REGION
    Kallis, Klaus T.
    Horstmann, John T.
    Kuechenmeister, Christian
    Keller, Lars O.
    Fiedler, Horst L.
    2009 6TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2, 2009, : 985 - +
12