First Foundry Three-Dimensional Hall Effect Sensor for System-on-Chip Integration

被引：3

作者：

Toh, Eng-Huat ^{[1
]}

Sun, Yongshun ^{[1
]}

Zheng, Ping ^{[1
]}

Shajan, Mathew ^{[1
]}

Cao, Patrick ^{[1
]}

Islam, Mohd Nurul ^{[1
]}

Wong, Jian-Yi ^{[1
]}

Arikath, Praveen ^{[1
]}

Jain, Ruchil ^{[1
]}

Tan, Tam Lyn ^{[1
]}

Quek, Elgin ^{[1
]}

机构：

[1] GLOBALFOUNDRIES Singapore Pte Ltd, 60 Woodlands Ind Pk D St 2, Singapore 738406, Singapore

来源：

2020 IEEE SENSORS | 2020年

关键词：

Hall effect; Hall sensor; magnetic field sensing; sensitivity; BCDLite;

D O I：

10.1109/sensors47125.2020.9278745

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Modular three dimensional (3-D) Hall sensors are demonstrated in 180BCDLite (R) technology. It is CMOS integrated with one or two mask adders. Best-in-class current-related sensitivity S-I >385 V/A*T and voltage-related sensitivity S-V >50 mV/V*T for planar Hall devices are achieved while the vertical Hall devices are optimized independently for S-V up to 50 mV/V*T. This enables flexibility for designers to provide a System-on-Chip (SoC) and low-cost integrated solution using 3-D Hall devices.

引用

页数：3

共 50 条

[31] Magnus Hall effect in three-dimensional topological semimetals
Sajid Sekh
Ipsita Mandal
The European Physical Journal Plus, 137
[32] Deep-trench etching for chip-to-chip three-dimensional integration technology
Kikuchi, Hirokazu
Yamada, Yusuke
Kuima, Hitoshi
Fukushima, Takafumi
Koyanagi, Mitsumasa
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3024 - 3029
[33] Deep-trench etching for chip-to-chip three-dimensional integration technology
Kikuchi, Hirokazu
Yamada, Yusuke
Kijima, Hitoshi
Fukushima, Takafumi
Koyanagi, Mitsumasa
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B): : 3024 - 3029
[34] GaN System-on-Chip: Pushing the Limits of Integration and Functionality
Nikandish, Reza
IEEE JOURNAL OF MICROWAVES, 2024, 4 (04): : 594 - 604
[35] Special section on system-on-chip integration: Challenges and implications
Secareanu, Radu M.
Marshall, Andrew
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (10) : 1065 - 1066
[36] PACT XPP architecture in adaptive system-on-chip integration
Becker, J
Vorbach, M
ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 21 - 30
[37] Three-dimensional integration of nanotechnologies for computing and data storage on a single chip
Shulaker, Max M.
Hills, Gage
Park, Rebecca S.
Howe, Roger T.
Saraswat, Krishna
Wong, H. -S. Philip
Mitra, Subhasish
NATURE, 2017, 547 (7661) : 74 - +
[38] Integration of a three-dimensional filter in a microfluidic chip for separation of microscale particles
Bellini, Nicola
Gu, Yu
Amato, Lorenzo
Eaton, Shane
Cerullo, Giulio
Osellame, Roberto
LASER-BASED MICRO- AND NANOPACKAGING AND ASSEMBLY VI, 2012, 8244
[39] Three-dimensional integration of nanotechnologies for computing and data storage on a single chip
Max M. Shulaker
Gage Hills
Rebecca S. Park
Roger T. Howe
Krishna Saraswat
H.-S. Philip Wong
Subhasish Mitra
Nature, 2017, 547 : 74 - 78
[40] Performance and system-on-chip integration of an unmodified CMOS ISFET
Hammond, PA
Cumming, DRS
SENSORS AND ACTUATORS B-CHEMICAL, 2005, 111 : 254 - 258

← 1 2 3 4 5 →