Extremely Scaled Gate-First High-k/Metal Gate Stack with EOT of 0.55 nm Using Novel Interfacial Layer Scavenging Techniques for 22nm Technology Node and Beyond

被引：0

作者：

Choi, K. ^{[1
]}

Jagannathan, H. ^{[2
]}

Choi, C. ^{[3
]}

Edge, L. ^{[2
]}

Ando, T. ^{[3
]}

Frank, M. ^{[3
]}

Jamison, P. ^{[3
]}

Wang, M. ^{[3
]}

Cartier, E. ^{[3
]}

Zafar, S. ^{[3
]}

Bruley, J. ^{[3
]}

Kerber, A. ^{[1
]}

Linder, B. ^{[3
]}

Callegari, A. ^{[3
]}

Yang, Q. ^{[3
]}

Brown, S. ^{[3
]}

Stathis, J. ^{[3
]}

Iacoponi, J. ^{[1
]}

Paruchuri, V. ^{[2
]}

Narayanan, V. ^{[3
]}

机构：

[1] Adv Micro Devices Inc, Yorktown Hts, NY 10598 USA

[2] Albany Nanotech, IBM Res Div, Albany, NY 12203 USA

[3] TJ Watson Res Ctr, IBM Res Div, Yorktown Hts, NY 10598 USA

来源：

2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report for the first time that extreme EOT scaling and low n/p V(TH)s can be achieved simultaneously. Underlying mechanisms that enable EOT scaling and EWF tuning are explained and the fundamental device parameters including reliability of the extremely scaled devices are discussed. Record low gate leakage, appropriately low V(TH)s and competitive carrier mobilities in this work demonstrate the gate stack technology that is consistent with the sub-22 nm node requirements.

引用

页码：A138 / A139

页数：2

共 50 条

[31] A Cost-Conscious 32nm CMOS Platform Technology with Advanced Single Exposure Lithography and Gate-First Metal Gate/High-K Process
Hasegawa, S.
Kitamura, Y.
Takahata, K.
Okamoto, H.
Hirai, T.
Miyashita, K.
Ishida, T.
Aizawa, H.
Aota, S.
Azuma, A.
Fukushima, T.
Harakawa, H.
Hasegawa, E.
Inohara, M.
Inumiya, S.
Ishizuka, T.
Iwamoto, T.
Kariya, N.
Kojima, K.
Komukai, T.
Matsunaga, N.
Mimotogi, S.
Muramatsu, S.
Nagatomo, K.
Nagahara, S.
Nakahara, Y.
Nakajima, K.
Nakatsuka, K.
Nishigoori, M.
Nomachi, A.
Ogawa, R.
Okada, N.
Okamoto, S.
Okano, K.
Oki, T.
Onoda, H.
Sasaki, T.
Satake, M.
Suzuki, T.
Suzuki, Y.
Tagami, M.
Takeda, K.
Tanaka, M.
Taniguchi, K.
Tominaga, M.
Tsutsui, G.
Utsumi, K.
Watanabe, S.
Watanabe, T.
Yoshimizu, Y.
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 938 - +
[32] Improved gate-edge profile of metal/high-k gate stack using an NH3 ashing process in gate-first CMOSFETs
Song, SC
Zhang, Z
Huffman, C
Bae, SH
Sim, JH
Lee, BH
ELECTROCHEMICAL AND SOLID STATE LETTERS, 2006, 9 (01) : G4 - G6
[33] 1T-DRAM at the 22nm Technology Node and Beyond: an Alternative to DRAM with High-k Storage Capacitor
Bawedin, M.
Cristoloveanu, S.
Hubert, A.
Guegan, G.
Chang, S. J.
Sagnes, B.
Martinez, F.
Pascal, F.
Valenza, M.
Hoffmann, A.
2011 14TH INTERNATIONAL SYMPOSIUM ON ELECTRETS (ISE), 2011, : 93 - +
[34] W versus Co-Al as Gate Fill-Metal for Aggressively Scaled Replacement High-k/Metal Gate Devices for (Sub-)22 nm Technology Nodes
Veloso, Anabela
Chew, Soon Aik
Schram, Tom
Dekkers, Harold
Van Ammel, Annemie
Witters, Thomas
Tielens, Hilde
Heylen, Nancy
Devriendt, Katia
Sebaai, Farid
Brus, Stephan
Ragnarsson, Lars-Ake
Pantisano, Luigi
Eneman, Geert
Carbonell, Laure
Richard, Olivier
Favia, Paola
Geypen, Jef
Bender, Hugo
Higuchi, Yuichi
Phatak, Anup
Thean, Aaron
Horiguchi, Naoto
JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (04)
[35] Enhanced Channel Mobility at Sub-nm EOT by Integration of a TmSiO Interfacial Layer in HfO2/TiN High-k/Metal Gate MOSFETs
Litta, Eugenio Dentoni
Hellstrom, Per-Erik
Ostling, Mikael
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (05): : 397 - 404
[36] Random Interface Trap Induced Fluctuation in 22nm High-k/Metal Gate Junctionless and Inversion-mode FinFETs
Wang, Yijiao
Wei, Kangliang
Liu, Xiaoyan
Du, Gang
Kang, Jinfeng
2013 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), 2013,
[37] Impact of the gate-stack change from 40nm node SiON to 28nm High-K Metal Gate on the Hot-Carrier and Bias Temperature damage
Bravaix, Alain
Randriamihaja, Y. Mamy
Huard, V.
Angot, D.
Federspiel, X.
Arfaoui, W.
Mora, P.
Cacho, F.
Saliva, M.
Besset, C.
Renard, S.
Roy, D.
Vincent, E.
2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
[38] Effects of Gate Stack Structural and Process Defectivity on High-k Dielectric Dependence of NBTI Reliability in 32 nm Technology Node PMOSFETs
Hussin, H.
Soin, N.
Bukhori, M. F.
Hatta, S. Wan Muhamad
Wahab, Y. Abdul
SCIENTIFIC WORLD JOURNAL, 2014,
[39] A 22nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications
Jan, C-H
Bhattacharya, U.
Brain, R.
Choi, S-J
Curello, G.
Gupta, G.
Hafez, W.
Jang, M.
Kang, M.
Komeyli, K.
Leo, T.
Nidhi, N.
Pan, L.
Park, J.
Phoa, K.
Rahman, A.
Staus, C.
Tashiro, H.
Tsai, C.
Vandervoorn, P.
Yang, L.
Yeh, J-Y
Bai, P.
2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
[40] A scaled floating body cell (FBC) memory with high-k plus metal gate on thin-silicon and thin-BOX for 16-nm technology node and beyond
Ban, Ibrahim
Avci, Uygar E.
Kencke, David L.
Chang, Peter L. D.
2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 71 - +

← 1 2 3 4 5 →