Extremely Scaled Gate-First High-k/Metal Gate Stack with EOT of 0.55 nm Using Novel Interfacial Layer Scavenging Techniques for 22nm Technology Node and Beyond

被引：0

作者：

Choi, K. ^{[1
]}

Jagannathan, H. ^{[2
]}

Choi, C. ^{[3
]}

Edge, L. ^{[2
]}

Ando, T. ^{[3
]}

Frank, M. ^{[3
]}

Jamison, P. ^{[3
]}

Wang, M. ^{[3
]}

Cartier, E. ^{[3
]}

Zafar, S. ^{[3
]}

Bruley, J. ^{[3
]}

Kerber, A. ^{[1
]}

Linder, B. ^{[3
]}

Callegari, A. ^{[3
]}

Yang, Q. ^{[3
]}

Brown, S. ^{[3
]}

Stathis, J. ^{[3
]}

Iacoponi, J. ^{[1
]}

Paruchuri, V. ^{[2
]}

Narayanan, V. ^{[3
]}

机构：

[1] Adv Micro Devices Inc, Yorktown Hts, NY 10598 USA

[2] Albany Nanotech, IBM Res Div, Albany, NY 12203 USA

[3] TJ Watson Res Ctr, IBM Res Div, Yorktown Hts, NY 10598 USA

来源：

2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report for the first time that extreme EOT scaling and low n/p V(TH)s can be achieved simultaneously. Underlying mechanisms that enable EOT scaling and EWF tuning are explained and the fundamental device parameters including reliability of the extremely scaled devices are discussed. Record low gate leakage, appropriately low V(TH)s and competitive carrier mobilities in this work demonstrate the gate stack technology that is consistent with the sub-22 nm node requirements.

引用

页码：A138 / A139

页数：2

共 50 条

[21] Remote scavenging technology using Ti/TiN capping layer interposed in a metal/high-k gate stack
Ma, Xueli
Wang, Xiaolei
Han, Kai
Wang, Wenwu
Yang, Hong
Zhao, Chao
Chen, Dapeng
Ye, Tianchun
DIELECTRIC MATERIALS AND METALS FOR NANOELECTRONICS AND PHOTONICS 10, 2012, 50 (04): : 285 - 290
[22] A cost effective 32nm high-k/metal gate CMOS technology for low power applications with single-metal/gate-first process
Chen, X.
Samavedam, S.
Narayanan, V.
Stein, K.
Hobbs, C.
Baiocco, C.
Li, W.
Jaeger, D.
Zaleski, M.
Yang, H. S.
Kim, N.
Lee, Y.
Zhang, D.
Kang, L.
Chen, J.
Zhuang, H.
Sheikh, A.
Wallner, J.
Aquilino, M.
Han, J.
Jin, Z.
Li, J.
Massey, G.
Kalpat, S.
Jha, R.
Moumen, N.
Mo, R.
Kirshnan, S.
Wang, X.
Chudzik, M.
Chowdhwy, M.
Nair, D.
Reddy, C.
Teh, Y. W.
Kothandaraman, C.
Coolbaugh, D.
Pandey, S.
Tekleab, D.
Thean, A.
Sherony, M.
Lage, C.
Sudijono, J.
Lindsay, R.
Ku, J. H.
Khare, M.
Steegen, A.
2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 67 - +
[23] Electrical Properties and Interfacial Structures of High-k/Metal Gate MOSCAP using Ti/TiN Scavenging Stack between High-k Dielectric and Metal Gate
Ma, Xueli
Wang, Xiaolei
Han, Kai
Wang, Wenwu
Yang, Hong
Zhao, Chao
Chen, Dapeng
Ye, Tianchun
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 117 - 121
[24] Oxygen Potential Engineering of Interfacial Layer for Deep Sub-nm EOT High-k Gate Stacks on Ge
Lee, C. H.
Lu, C.
Tabata, T.
Zhang, W. F.
Nishimura, T.
Nagashio, K.
Toriumi, A.
2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
[25] A cost effective 32nm high-k/metal gate CMOS technology for low power applications with single-metal/gate-first process
Chen, X.
Samavedam, S.
Narayanan, V.
Stein, K.
Hobbs, C.
Baiocco, C.
Li, W.
Jaeger, D.
Zaleski, M.
Yang, H. S.
Kim, N.
Lee, Y.
Zhang, D.
Kang, L.
Chen, J.
Zhuang, H.
Sheikh, A.
Wallner, J.
Aquilino, M.
Han, J.
Jin, Z.
Li, J.
Massey, G.
Kalpat, S.
Jha, R.
Moumen, N.
Mo, R.
Kirshnan, S.
Wang, X.
Chudzik, M.
Chowdhury, M.
Nair, D.
Reddy, C.
Teh, Y. W.
Kothandaraman, C.
Coolbaugh, D.
Pandey, S.
Tekleab, D.
Thean, A.
Sherony, M.
Lage, C.
Sudijono, J.
Lindsay, R.
Ku, J. H.
Khare, M.
Steegen, A.
2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, : 88A - 89A
[26] Process development of high-k metal gate aluminum CMP at 28 nm technology node
Hsien, Y. H.
Hsu, H. K.
Tsai, T. C.
Lin, Welch
Huang, R. P.
Chen, C. H.
Yang, C. L.
Wu, J. Y.
MICROELECTRONIC ENGINEERING, 2012, 92 : 19 - 23
[27] Aging-Aware Adaptive Voltage Scaling in 22nm High-K/Metal-Gate Tri-Gate CMOS
Cho, Minki
Tokunaga, Carlos
Khellah, Muhammad M.
Tschanz, James W.
De, Vivek
2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
[28] Fluorine interface treatments within the gate stack for defect passivation in 28nm high-k metal gate technology
Drescher, Maximilian
Naumann, Andreas
Sundqvist, Jonas
Erben, Elke
Grass, Carsten
Trentzsch, Martin
Lazarevic, Florian
Leitsmann, Roman
Plaenitz, Philipp
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2015, 33 (02):
[29] Direct Contact of High-k/Si Gate Stack for EOT below 0.7 nm using LaCe-silicate Layer with Vfb controllability
Kakushima, K.
Koyanagi, T.
Kitayama, D.
Kouda, M.
Song, J.
Kawanago, T.
Mamatrishat, M.
Tachi, K.
Bera, M. K.
Ahmet, P.
Nohira, H.
Tsutsui, K.
Nishiyama, A.
Sugii, N.
Natori, K.
Hattori, T.
Yamada, K.
Iwai, H.
2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 69 - +
[30] Thickness and material dependence of capping layers on flatband voltage (VFB) and equivalent oxide thickness (EOT) with high-k gate dielectric/metal gate stack for gate-first process applications
Choi, Changhwan
MICROELECTRONIC ENGINEERING, 2012, 89 : 34 - 36

← 1 2 3 4 5 →