Improved gate-edge profile of metal/high-k gate stack using an NH3 ashing process in gate-first CMOSFETs

被引:2
|
作者
Song, SC [1 ]
Zhang, Z [1 ]
Huffman, C [1 ]
Bae, SH [1 ]
Sim, JH [1 ]
Lee, BH [1 ]
机构
[1] SEMATECH, Austin, TX 78741 USA
关键词
13;
D O I
10.1149/1.2131243
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
This study analyzed an alternative ashing technology for removing photoresist in the production of gate-first complementary metal oxide semiconductor field effect transistors (CMOSFETs) with a high-k metal gate stack. NH3 ashing is proposed as an alternative to O-2 ashing to improve the gate-edge profile. It was found that NH3 ashing suppresses bottom oxide growth below the thin HfO2 layer, reducing Si recesses in the source/drain active area, and eliminating bottom oxide encroachment into the gate edge. The NH3 ashing process also makes the HfO2 film more resistant to the wet chemistry, which reduces the high-k undercut beneath the metal gate during the high-k removal process. (c) 2005 The Electrochemical Society. [DOI: 10.1149/1.2131243] All rights reserved.
引用
收藏
页码:G4 / G6
页数:3
相关论文
共 50 条
  • [1] Gate-first high-k/metal gate stack for advanced CMOS technology
    Nara, Y.
    Mise, N.
    Kadoshima, M.
    Morooka, T.
    Kamiyama, S.
    Matsuki, T.
    Sato, M.
    Ono, T.
    Aoyama, T.
    Eimori, T.
    Ohji, Y.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1241 - 1243
  • [2] Integrating high-k/metal gates: gate-first or gate-last?
    Hoffmann, Thomas Y.
    SOLID STATE TECHNOLOGY, 2010, 53 (03) : 20 - +
  • [3] Gate-first integration of Gd-based high-k dielectrics with metal gate electrodes
    Gottlob, H. D. B.
    Schmidt, M.
    Kurz, H.
    2009 3RD INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS (SCS 2009), 2009, : 126 - 129
  • [4] A Fully Integrated Low Voltage DRAM with Thermally Stable Gate-first High-k Metal Gate Process
    Jang, Sung Ho
    Lim, Junhee
    Han, Joon
    Jang, Juyeon
    Yeo, Jaehyun
    Lee, Chanmin
    Baek, Sungkweon
    Lee, Jaehoon
    Lee, Jong-Ho
    Yamada, Satoru
    Lee, Kyupil
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [5] Gate-first High-k/Metal Gate DRAM Technology for Low Power and High Performance Products
    Sung, Minchul
    Jang, Se-Aug
    Lee, Hyunjin
    Ji, Yun-Hyuck
    Kang, Jae-Il
    Jung, Tae-O
    Ahn, Tae-Hang
    Son, Yun-Ik
    Kim, Hyung-Chul
    Lee, Sun-Woo
    Lee, Seung-Mi
    Lee, Jung-Hak
    Baek, Seung-Beom
    Doh, Eun-Hyup
    Cho, Heung-Jae
    Jang, Tae-Young
    Jang, Il-Sik
    Han, Jae-Hwan
    Ko, Kyung-Bo
    Lee, Yu-Jun
    Shin, Su-Bum
    Yu, Jae-Seon
    Cho, Sung-Hyuk
    Han, Ji-Hye
    Kang, Dong-Kyun
    Kim, Jinsung
    Lee, Jae-Sang
    Ban, Keun-Do
    Yeom, Seung-Jin
    Nam, Hyun-Wook
    Lee, Dong-Kyu
    Jeong, Mun-Mo
    Kwak, Byungil
    Park, Jeongsoo
    Choi, Kisik
    Park, Sung-Kye
    Kwak, Noh-Jung
    Hong, Sung-Joo
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [6] Diffusion and Gate Replacement: A New Gate-First High-k/Metal Gate CMOS Integration Scheme Suppressing Gate Height Asymmetry
    Ritzenthaler, Romain
    Schram, Tom
    Spessot, Alessio
    Caillat, Christian
    Cho, Moonju
    Simoen, Eddy
    Aoulaiche, Marc
    Albert, Johan
    Chew, Soon-Aik
    Noh, Kyoung Bong
    Son, Yunik
    Mitard, Jerome
    Mocuta, Anda
    Horiguchi, Naoto
    Fazan, Pierre
    Thean, Aaron Voon-Yew
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) : 265 - 271
  • [8] Thickness and material dependence of capping layers on flatband voltage (VFB) and equivalent oxide thickness (EOT) with high-k gate dielectric/metal gate stack for gate-first process applications
    Choi, Changhwan
    MICROELECTRONIC ENGINEERING, 2012, 89 : 34 - 36
  • [9] Improvement of metal gate/high-k dielectric CMOSFETs characteristics by neutral beam etching of metal gate
    Min, K. S.
    Park, C.
    Kang, C. Y.
    Park, C. S.
    Park, B. J.
    Kim, Y. W.
    Lee, B. H.
    Lee, Jack C.
    Bersuker, G.
    Kirsch, P.
    Jammy, R.
    Yeom, G. Y.
    SOLID-STATE ELECTRONICS, 2013, 86 : 75 - 78
  • [10] High-k/Metal Gate Stacks in Gate First and Replacement Gate Schemes
    Kesapragada, Sree
    Wang, Rongjun
    Liu, Dave
    Liu, Guojun
    Xie, Zhigang
    Ge, Zhenbin
    Yang, Haichun
    Lei, Yu
    Lu, Xinliang
    Tang, Xianmin
    Lei, Jianxin
    Allen, Miller
    Gandikota, Srinivas
    Moraes, Kevin
    Hung, Steven
    Yoshida, Naomi
    Chang, Chorng-Ping
    2010 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2010, : 256 - 259